RU-ECE / ECE451-Parallel
☆11Updated this week
Related projects ⓘ
Alternatives and complementary repositories for ECE451-Parallel
- ai_accelerator_basic_for_student (no solve)☆10Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 4 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology☆17Updated last year
- Matrix Multiply and Accumulate unit written in System Verilog☆10Updated 5 years ago
- ☆13Updated 6 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆12Updated last year
- LZW Compressoion algorithm in verilog☆16Updated 10 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated this week
- ☆20Updated 3 years ago
- Course project of UCSD CSE-240A Computer Architecture☆15Updated 7 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- HTB_Write_Ups☆25Updated 8 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆45Updated last month
- A configurable SRAM generator☆40Updated this week
- ☆12Updated this week
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- SRAM☆20Updated 4 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆16Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- 2D Systolic Array Multiplier☆11Updated 9 months ago
- A Verilog implementation of a processor cache.☆19Updated 6 years ago
- Contains all labs for EECS 251B for spring 2022☆9Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago