Alternatives and similar repositories for ECE451-Parallel

Users that are interested in ECE451-Parallel are comparing it to the libraries listed below

• Ecybereg / HTB_Write_Ups
  HTB_Write_Ups
  ☆27Updated last year
• RU-ECE / ECE231-DigitalLogicDesign
  ☆11Updated 2 months ago
• taneroksuz / fpu
  IEEE 754 single and double precision floating point library in systemverilog and vhdl
  ☆81Updated last month
• zeeshanrafique23 / mdu
  M-extension for RISC-V cores.
  ☆32Updated last year
• viktor-nikolov / Zynq-XADC-DMA-lwIP
  Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.
  ☆30Updated 4 months ago
• baichen318 / FreePDK45
  This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
  ☆32Updated 4 years ago
• ronak66 / Direct-Mapped-Cache
  Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line
  ☆14Updated 7 years ago
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆118Updated 2 years ago
• tms4517 / 2D-Systolic-Array-Multiplier
  2D Systolic Array Multiplier
  ☆24Updated 2 years ago
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆14Updated 2 weeks ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆125Updated 5 years ago
• Learning-Chips-Lab / OpenEye
  The Open Source Hardware Accelerator for Efficient Neural Network Inference
  ☆49Updated this week
• n-kremeris / verilator_basics
  ☆72Updated 2 years ago
• prasadp4009 / tbengy
  Python Tool for UVM Testbench Generation
  ☆55Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆19Updated last year
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…
  ☆70Updated this week
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆61Updated 3 years ago
• bogini / Pong
  Pong game on an FPGA in Verilog.
  ☆57Updated 14 years ago
• EECS150 / asic-labs-fa22
  ☆20Updated 3 years ago
• V0XNIHILI / parametrizable-floating-point-verilog
  Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
  ☆32Updated 10 months ago
• matbi86 / 01_ai_accelerator_basic_for_student
  ai_accelerator_basic_for_student (no solve)
  ☆14Updated 5 years ago
• aritramanna / SIMT-GPU-Core
  Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features
  ☆50Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆227Updated 11 months ago
• arhamhashmi01 / rv32i-pipeline-processor
  This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
  ☆24Updated 11 months ago
• fuad1502 / oombak
  Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!
  ☆48Updated 4 months ago
• arm-university / System-on-Chip-Design-with-Arm-Cortex-M-Processors
  A reference book on System-on-Chip Design
  ☆40Updated 7 months ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆30Updated 3 weeks ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• wyvernSemi / riscV
  Open source ISS and logic RISC-V 32 bit project
  ☆60Updated 3 weeks ago