Code Fragments in Python & Perl
☆20Feb 17, 2021Updated 5 years ago
Alternatives and similar repositories for PYPL
Users that are interested in PYPL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A REPL for C☆10Jun 11, 2026Updated 4 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- random stuff for my hack with FPGAs☆11May 4, 2016Updated 10 years ago
- the swiss army-knife for Pd - secondary of https://git.iem.at/pd/zexy☆12Aug 27, 2026Updated 2 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- ☆13Jun 13, 2026Updated 4 months ago
- delphi7-lite 单文件版本☆12Jun 22, 2020Updated 6 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- A grep program configured the way I like it.☆10Aug 30, 2023Updated 3 years ago
- ☆10May 22, 2025Updated last year
- Observe how the C preprocessor expands your complicated macros☆11Aug 11, 2017Updated 9 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A library for interacting with SDAccel from Go☆10Jan 22, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Wishbone to ICAPE interface conversion☆14Mar 18, 2020Updated 6 years ago
- HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms☆12Nov 1, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Documentation and examples for the Springpad export format.☆13Jun 13, 2015Updated 11 years ago
- ☆14Jul 20, 2026Updated 3 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Library to convert a FASM file into BELs importable into Vivado.☆15Sep 25, 2023Updated 3 years ago
- White Rabbit HSR gateware development. Forked from OHWR☆10Jun 23, 2016Updated 10 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
- ☆13Oct 26, 2026Updated last week