Alternatives and similar repositories for vscode-linkerscript

Users that are interested in vscode-linkerscript are comparing it to the libraries listed below

• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 4 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆26Updated 3 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated last week
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 3 years ago
• lastweek / source-glibc
  notes about glibc, ld-so and more.
  ☆39Updated 4 years ago
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆15Updated last year
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 6 years ago
• llvm / llvm-zorg
  ☆86Updated this week
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 3 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 5 months ago
• eigenform / lamina
  Microbenchmarking experiments on Zen 2 machines
  ☆20Updated 3 years ago
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆23Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆34Updated 3 years ago
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆213Updated last year
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated last week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• RinHizakura / mini-gdbstub
  An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator
  ☆84Updated last month
• WolfgangSt / libelf
  libelf
  ☆83Updated 8 years ago
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆19Updated this week
• Lenz-K / arm64-kvm-hello-world
  A bare metal AArch64 hello-world program, that is run in a KVM AArch64 VM.
  ☆26Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆37Updated this week
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated 3 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆88Updated last month
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆53Updated last year
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆47Updated 3 years ago
• google / aarch64-esr-decoder
  A utility for decoding aarch64 ESR register values.
  ☆100Updated this week
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆55Updated this week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆111Updated 3 months ago