geissdoerfer / shepherd
☆13Updated last year
Alternatives and similar repositories for shepherd:
Users that are interested in shepherd are comparing it to the libraries listed below
- Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming☆66Updated 6 years ago
- Firmware repository for the WISP 5.0☆63Updated 2 years ago
- Release repo for SONIC and TAILS☆20Updated 4 years ago
- Official development repository of the RocketLogger project.☆14Updated 6 months ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆189Updated last year
- Time-sensitive Intermittent Computing Meets Legacy Software☆12Updated 2 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆161Updated last year
- A framework and model generator for Neural Network inferences on MSP430☆11Updated 2 years ago
- ☆40Updated 7 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆153Updated this week
- Linux development repository for socfpga☆256Updated 2 weeks ago
- A VHDL UART for communicating over a serial link with an FPGA☆73Updated 9 years ago
- VHDL Implementation of AES Algorithm☆76Updated 3 years ago
- ☆419Updated 6 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆190Updated 6 years ago
- FMCW radar design files☆155Updated 8 years ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆52Updated last month
- Vivado build system☆68Updated 3 months ago
- The USRP™ Hardware Driver FPGA Repository☆282Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- NetFPGA 1G infrastructure and gateware☆373Updated 5 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆63Updated last month
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- ☆194Updated last week
- A configurable C++ generator of pipelined Verilog FFT cores☆234Updated 11 months ago
- Base project for the MicroZed☆29Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆63Updated 2 years ago
- ☆111Updated last week
- A git-friendly Vivado wrapper☆231Updated 10 months ago