alibaba / heterogeneity-aware-lowering-and-optimizationLinks
heterogeneity-aware-lowering-and-optimization
☆257Updated last year
Alternatives and similar repositories for heterogeneity-aware-lowering-and-optimization
Users that are interested in heterogeneity-aware-lowering-and-optimization are comparing it to the libraries listed below
Sorting:
- examples for tvm schedule API☆101Updated 2 years ago
- ☆192Updated 2 years ago
- A home for the final text of all TVM RFCs.☆108Updated last year
- tophub autotvm log collections☆69Updated 2 years ago
- Efficient operation implementation based on the Cambricon Machine Learning Unit (MLU) .☆144Updated this week
- An unofficial cuda assembler, for all generations of SASS, hopefully :)☆84Updated 2 years ago
- [MLSys 2021] IOS: Inter-Operator Scheduler for CNN Acceleration☆200Updated 3 years ago
- Fast CUDA Kernels for ResNet Inference.☆182Updated 6 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆180Updated 3 years ago
- Development repository for the Triton-Linalg conversion☆209Updated 10 months ago
- ☆422Updated last week
- Subpart source code of of deepcore v0.7☆27Updated 5 years ago
- AI Accelerator Benchmark focuses on evaluating AI Accelerators from a practical production perspective, including the ease of use and ver…☆287Updated 4 months ago
- Benchmark scripts for TVM☆74Updated 3 years ago
- code reading for tvm☆76Updated 3 years ago
- A model compilation solution for various hardware☆457Updated 4 months ago
- how to design cpu gemm on x86 with avx256, that can beat openblas.☆73Updated 6 years ago
- ☆248Updated 5 months ago
- PET: Optimizing Tensor Programs with Partially Equivalent Transformations and Automated Corrections☆122Updated 3 years ago
- Place for meetup slides☆140Updated 5 years ago
- ☆41Updated 3 years ago
- symmetric int8 gemm☆67Updated 5 years ago
- Yinghan's Code Sample☆361Updated 3 years ago
- A flexible and efficient deep neural network (DNN) compiler that generates high-performance executable from a DNN model description.☆1,004Updated last year
- Assembler for NVIDIA Volta and Turing GPUs☆235Updated 3 years ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆138Updated 2 years ago
- ☆98Updated 4 years ago
- 动手学习TVM核心原理教程☆63Updated 5 years ago
- Play with MLIR right in your browser☆139Updated 2 years ago
- Qualcomm Hexagon NN Offload Framework☆45Updated 5 years ago