Limour-dev / daily_fudan_actions
daily_fudan的运行器，自动定时执行https://github.com/Limour-dev/daily_fudan_core 的代码。请按daily_fudan_core的readme正确配置FUDAN，按本仓库的readme正确配置GH_PAT。两个secrets都在本仓库配置，注意不要配置到core仓库。
☆27Updated 2 years ago
Alternatives and similar repositories for daily_fudan_actions:
Users that are interested in daily_fudan_actions are comparing it to the libraries listed below
- 因遗留原因，自动更新不好实现，本项目不再维护，新项目地址 https://github.com/Limour-dev/daily_fudan_actions☆19Updated 3 years ago
- 基于静态流水线的三级存储CPU☆5Updated 5 years ago
- LaTeX thesis template for Fudan University☆898Updated 3 months ago
- Chongqing University 2020 NSCSCC☆28Updated 4 years ago
- ⚙ 自动化平安复旦助手 (带验证码识别)☆6Updated 2 years ago
- The template for VLSI project☆21Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Updated last year
- 一键平安复旦小脚本，自动 化快速上报疫情☆134Updated 3 years ago
- 批量更新下载UCAS课件的GUI程序☆8Updated 3 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆14Updated 5 years ago
- A python program that helps you log in UCAS network for free. 自动登录国科大校园网☆29Updated 5 years ago
- 复旦论文latex模版，包括毕业论文模版，普通课程论文模版(带封皮)☆68Updated 2 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- SJTU Computer Architecture(1) Hw☆14Updated 7 years ago
- ☆119Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆11Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- 关于2020年CS预推免的汇总。欢迎大家分享预推免信息，资瓷一下互联网精神吼不吼啊？☆206Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 智能计算系统课程（陈云霁）课后作业记录☆55Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- ☆11Updated 4 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆83Updated 4 years ago
- 计算机体系结构课程☆18Updated 5 years ago
- ☆18Updated last year