Alternatives and similar repositories for CarbonWashing:

Users that are interested in CarbonWashing are comparing it to the libraries listed below

• algosup / 2023-2024-project-3-virtual-processor-team-2
  Third project of 2023-2024 year which aims creating our own assembly language, with an interpreter to be able to read and run our program…
  ☆9Updated last month
• algosup / 2023-2024-project-3-virtual-processor-team-3
  2023-2024, 3rd project, aims to create our own processor and Assembly language.
  ☆9Updated 10 months ago
• algosup / 2023-2024-project-2-x86-retrogaming-team-4
  Second project of 2023-2024 year which aims recreating a faithful Pac-Man clone in assembly x86 using DOSBox 🕹️
  ☆10Updated last year
• algosup / 2023-2024-project-2-x86-retrogaming-team-3
  A 16bit, x86 Pac-Man look-alike, made with ❤️ by Team 3 😎
  ☆16Updated last year
• algosup / 2023-2024-project-2-x86-retrogaming-team-2
  2nd Project of the year 2023-2024, which aims to recreate Pac-Man with the X86 Assembly language. On a virtual machine named DosBox.
  ☆9Updated last year
• algosup / 2023-2024-project-2-x86-retrogaming-team-1
  Second project of the year 2023-2024 with the aim of recreating PAC-MAN in x86 assembly.
  ☆7Updated last year
• harfang3d / harfang3d
  HARFANG 3D source code public repository
  ☆591Updated last year
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆63Updated last year
• PaulMarisOUMary / Discord-Bot
  An advanced discord bot made with discord.py 2.4.0 Context commands, Views, Modals, Slash commands, Hybrid commands, Group commands, comm…
  ☆106Updated last week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆320Updated 2 years ago
• strath-sdr / rfsoc_radio
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆32Updated last year
• one-ware / OneWare
  Next Generation IDE for Electronics Development
  ☆34Updated this week
• ricardo-jasinski / vhdl-csv-file-reader
  VHDL package for reading formatted data from comma-separated-values (CSV) files
  ☆23Updated 11 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆55Updated 3 years ago
• alptekinkarabacak / BIL142
  ☆40Updated 10 months ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆229Updated last year
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆139Updated this week
• natanvotre / fm-transmitter
  FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …
  ☆10Updated 3 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆141Updated this week
• Xilinx / SDFEC-PYNQ
  A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
  ☆13Updated 2 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆269Updated last year
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆614Updated last week
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆192Updated 8 months ago
• evantandersen / fpga-gpu
  A basic GPU for altera FPGAs
  ☆70Updated 5 years ago
• wady101 / PYNQ_Z2-Audio
  Audio streaming architecture for the PYNQ-Z2 board
  ☆9Updated 5 years ago
• Digilent / Eclypse-Z7
  ☆16Updated last month
• HDLUtils / hdlregression
  ☆19Updated 2 weeks ago
• VardhanSuroshi / Memory-Design-And-Testing
  The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso
  ☆18Updated 10 months ago
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆72Updated 4 years ago
• AbdullahAnsarii / BandPassFilter
  FIR band-pass filter using Verilog HDL.
  ☆11Updated 4 years ago