HiNett / CarbonWashing

Related projects ⓘ

Alternatives and complementary repositories for CarbonWashing

• martinKindall / mips_cpu
  Single Cycle 32 bit MIPS
  ☆17Updated last year
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆70Updated 4 years ago
• ToNi3141 / RasteriCEr
  Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
  ☆33Updated 2 years ago
• ChinaQMTECH / QMTECH_XC7A75T-100T-200T_Core_Board
  ☆13Updated 9 months ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆53Updated 11 months ago
• evantandersen / fpga-gpu
  A basic GPU for altera FPGAs
  ☆67Updated 5 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆97Updated 7 months ago
• TUTEL-TUBITAK / TEKNOFEST_2023_Cip_Tasarim_Yarismasi
  Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…
  ☆19Updated last year
• FPGA-Systems / algorithms
  this folder contains different algorithms implemented on FPGA
  ☆9Updated 10 months ago
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 4 years ago
• Digilent / Nexys-A7-100T-OOB
  ☆25Updated 4 years ago
• openXC7 / demo-projects
  Demo projects for various Kintex FPGA boards
  ☆46Updated 5 months ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆95Updated 8 months ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆40Updated 11 months ago
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆15Updated 3 years ago
• VHDL / news
  VHDL related news.
  ☆24Updated this week
• bradgrantham / alice5
  SPIR-V fragment shader GPU core based on RISC-V
  ☆36Updated 3 years ago
• paulscherrerinstitute / psi_fix
  Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
  ☆22Updated 3 months ago
• zxmarcos / huedeon-gpu
  FPGA GPU design for DE1-SoC
  ☆72Updated 2 years ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆11Updated 3 weeks ago
• CESNET / sphinx-vhdl
  ☆21Updated 3 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆129Updated this week
• ATaylorCEngFIET / perfecting_petalinux
  ☆12Updated last year
• VUnit / tdd-intro
  Example of Test Driven Design with VUnit
  ☆14Updated 2 years ago
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆26Updated 2 years ago
• TerosTechnology / teroshdl-documenter-demo
  This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…
  ☆10Updated 2 years ago
• salcanmor / SRAM-tester-for-Cmod-A7-35T
  Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
  ☆18Updated 5 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆55Updated 2 years ago
• mbaykenar / mpw7_yonga_soc
  Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
  ☆15Updated last year
• AgamemnonasKyriazis / PYGMY-V32I
  Pygmy is a tiny RISC-V programmable microcontroller for embedded/FPGA applications designed entirely in Verilog HDL
  ☆17Updated this week