one-ware / OneWare

Related projects ⓘ

Alternatives and complementary repositories for OneWare

• wyvernSemi / mem_model
  High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model
  ☆22Updated 3 weeks ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆34Updated 3 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆35Updated last week
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆28Updated this week
• toem / impulse.vscode
  impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…
  ☆28Updated 3 years ago
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆41Updated 8 months ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 8 months ago
• Lramseyer / vaporview
  VCD Waveform Viewer Extension for VScode
  ☆70Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆73Updated 2 years ago
• GuzTech / vivado-picorv32
  A Vivado IP package of the PicoRV32 RISC-V processor
  ☆13Updated 4 years ago
• ernstblecha / vcd2tikztiming
  converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams
  ☆16Updated 2 years ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆19Updated last month
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆34Updated this week
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated 10 months ago
• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆19Updated last year
• Parretto / DisplayPort
  DisplayPort IP-core
  ☆50Updated 2 weeks ago
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆37Updated 3 months ago
• snishizawa / libretto
  Characterizer
  ☆20Updated 2 months ago
• vlotnik / uvm_sin_cos_table
  Contains source code for sin/cos table verification using UVM
  ☆20Updated 3 years ago
• TinyTapeout / tinytapeout-ihp-0p1
  Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
  ☆14Updated 3 months ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆43Updated 3 months ago
• efabless / caravel_board
  ☆32Updated last week
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated last year
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆30Updated 5 years ago
• proppy / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆8Updated 8 months ago
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆15Updated 2 months ago
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆13Updated 2 years ago