Alternatives and similar repositories for Basys-3-GPIO

Users that are interested in Basys-3-GPIO are comparing it to the libraries listed below

• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆96Updated 6 months ago
• Digilent / Basys3
  ☆96Updated 4 years ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆187Updated last year
• sipeed / TangPrimer-20K-example
  TangPrimer-20K-example project
  ☆225Updated last year
• TiferKing / as02mc04_hack
  Alibaba Cloud AS02MC04 hack
  ☆34Updated last year
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆173Updated 4 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆147Updated 3 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆354Updated 3 months ago
• ShawnHymel / introduction-to-fpga
  ☆192Updated 3 years ago
• fjullien / migen_litex_tutorials
  ☆117Updated 3 years ago
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆424Updated 4 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆462Updated this week
• irmo-de / xilinx-risc-v
  Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.
  ☆45Updated last year
• wuxx / Colorlight-FPGA-Projects
  current focus on Colorlight i5 and i9 & i9plus module
  ☆332Updated last month
• Xilinx / Embedded-Design-Tutorials
  ☆158Updated last month
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆293Updated last year
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆359Updated 3 years ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆82Updated 10 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆294Updated 5 years ago
• risclite / verilog-divider
  a super-simple pipelined verilog divider. flexible to define stages
  ☆60Updated 6 years ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆131Updated 10 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Updated 5 years ago
• PacktPublishing / Learn-FPGA-Programming
  Learn FPGA Programming, published by Packt
  ☆204Updated last year
• ATaylorCEngFIET / introduction_to_vivado
  ☆21Updated 2 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆236Updated 3 years ago
• regymm / PYNQSDR
  PYNQ-Z1 + AD936X openwifi capable SDR platform
  ☆121Updated 7 months ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆169Updated 4 years ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆124Updated 3 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆114Updated 9 years ago