☆32Nov 7, 2018Updated 7 years ago
Alternatives and similar repositories for Nexys-4-DDR-OOB
Users that are interested in Nexys-4-DDR-OOB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 4, 2023Updated 3 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- ☆16Jan 29, 2021Updated 5 years ago
- ☆23Jul 17, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Resoluções de exercícios e guiões de diversas disciplinas de MIECT, na UA☆11Jun 14, 2019Updated 7 years ago
- ☆18Jul 28, 2022Updated 3 years ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Mar 11, 2017Updated 9 years ago
- Browser extension that integrates OpenAI's interface to ChatGPT with Duolingo's exercises.☆18Apr 11, 2025Updated last year
- C to LLVM / Python compiler☆10Jan 17, 2017Updated 9 years ago
- ☆29May 6, 2024Updated 2 years ago
- 同济大学Larry Shen老师大一C++课程综合大作业--二维码QRcode实现。当时苦战三天三夜，敢说历届以来大一的没有几个能做到这水平，学弟学妹们的福利来了！☆28Mar 15, 2018Updated 8 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Oct 10, 2018Updated 7 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated 2 months ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Arduino code to get data out of the incredible 4x4 IR OMRON D6T MEMS sensor.☆11Oct 26, 2019Updated 6 years ago
- Generate .bib-file for 3GPP specifications☆79Nov 1, 2023Updated 2 years ago
- 写的快糙猛的课程作业（躺☆11May 2, 2020Updated 6 years ago
- 东南大学信息学院计组2的FPGA实验☆13Mar 14, 2020Updated 6 years ago
- Sample custom Nifi processor to process tcpdump☆18Nov 19, 2015Updated 10 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 17, 2020Updated 5 years ago
- A Splunk technology add-on for osquery☆14Sep 5, 2025Updated 10 months ago
- ☆20Nov 3, 2016Updated 9 years ago
- ☆20Dec 19, 2017Updated 8 years ago
- A data acquisition framework in Python and Verilog.☆46Jun 24, 2026Updated last week
- A FREE comprehensive step-by-step embedded RISC-V hacking tutorial covering RISC-V Embedded Software Development to Reverse Engineering.☆26Nov 26, 2025Updated 7 months ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆11May 14, 2021Updated 5 years ago
- ☆10Dec 17, 2023Updated 2 years ago
- ☆22Jul 16, 2020Updated 5 years ago
- ☆10Updated this week
- Winnermicro W60x Wi-Fi library reverse engineering notes & hackings☆20Nov 21, 2020Updated 5 years ago
- 谷歌建图算法-windows版本☆15May 18, 2017Updated 9 years ago