Alternatives and similar repositories for Nexys-4-DDR-OOB

Users that are interested in Nexys-4-DDR-OOB are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆198Updated last year
• Digilent / Basys3
  ☆95Updated 4 years ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆182Updated 3 years ago
• fpgadeveloper / microzed-base
  Base project for the MicroZed
  ☆29Updated 4 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆238Updated last year
• Digilent / Nexys4DDR
  ☆25Updated 8 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 2 months ago
• Lichee-Pi / Tang_E203_Mini
  LicheeTang 蜂鸟E203 Core
  ☆198Updated 6 years ago
• k0nze / zedboard_axi4_master_burst_example
  Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)
  ☆44Updated 8 years ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆176Updated 6 years ago
• Digilent / vivado-boards
  ☆468Updated 3 months ago
• Scaleda / Scaleda
  Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more
  ☆39Updated last year
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆103Updated 4 years ago
• BBN-Q / vivado-docker
  Dockerfile with Vivado for CI
  ☆63Updated 8 years ago
• wavedrom / vcdrom
  VCD viewer
  ☆97Updated last month
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆146Updated 5 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆141Updated last year
• risclite / verilog-divider
  a super-simple pipelined verilog divider. flexible to define stages
  ☆58Updated 6 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆35Updated 5 years ago
• freecores / 8051
  8051 core
  ☆108Updated 11 years ago
• AngeloJacobo / FPGA_OV7670_Camera_Interface
  Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
  ☆69Updated 3 years ago
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆109Updated 6 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆337Updated this week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 10 months ago
• Digilent / ZYBO
  ☆64Updated 8 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆128Updated 3 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆127Updated 6 years ago
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆103Updated 6 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆173Updated 5 months ago
• xupgit / Basys3
  XUP Basys3 Boards' LIBs and Projects
  ☆28Updated 8 years ago