Digilent / Nexys-4-DDR-OOBLinks
☆30Updated 6 years ago
Alternatives and similar repositories for Nexys-4-DDR-OOB
Users that are interested in Nexys-4-DDR-OOB are comparing it to the libraries listed below
Sorting:
- ☆95Updated 3 years ago
- Open source implementation of a Verilog formatter☆180Updated 3 years ago
- A git-friendly Vivado wrapper☆235Updated last year
- Verilog formatter☆197Updated last year
- ☆25Updated 8 years ago
- HDL support for VS Code☆333Updated this week
- ☆456Updated 3 weeks ago
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- ☆69Updated 3 weeks ago
- Simple UART controller for FPGA written in VHDL☆100Updated 4 years ago
- Base project for the MicroZed☆28Updated 4 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Dockerfile with Vivado for CI☆64Updated 8 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆22Updated 10 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- 8051 core☆106Updated 11 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆57Updated 6 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated last year
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- VCD viewer☆94Updated 3 weeks ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago