Alternatives and similar repositories for timing-diagram-stencil

Users that are interested in timing-diagram-stencil are comparing it to the libraries listed below

• polarfire-soc / icicle-kit-reference-design
  PolarFire SoC Icicle Kit Libero reference design
  ☆44Updated 2 weeks ago
• Gekkio / docker-fpga
  Dockerized FPGA toolchain experiments
  ☆29Updated last year
• bggardner / can-lite-vhdl
  A lightweight Controller Area Network (CAN) controller in VHDL
  ☆30Updated last year
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆62Updated last month
• weinshec / scapy-gptp
  scapy layer definition and tools for GPTP (IEEE 802.1as)
  ☆25Updated 2 months ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆22Updated 4 years ago
• wd5gnr / tbgen
  Generate testbench for your verilog module.
  ☆12Updated 7 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 7 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆45Updated 3 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆34Updated 4 years ago
• Tommydag / CAN-Bus-Controller
  An CAN bus Controller implemented in Verilog
  ☆50Updated 10 years ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆165Updated last year
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 10 years ago
• mithro / kicad-pmod
  KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…
  ☆42Updated 4 years ago
• cyrozap / python-bsdl-parser
  A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files
  ☆26Updated 5 months ago
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆29Updated 6 years ago
• kekiefer / tinyfpga-litex
  A minimal LiteX SoC definition for the TinyFPGA BX
  ☆14Updated 6 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆39Updated 5 years ago
• antmicro / lpddr4-test-board
  Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
  ☆40Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆200Updated 3 years ago
• oetr / FPGA-I2C-Minion
  A simple I2C minion in VHDL
  ☆61Updated 6 years ago
• ThomasHornschuh / bonfire-soc-fireant
  Bonfire SoC running on FireAnt FPGA Board
  ☆12Updated last year
• open-tool-forge / summon-fpga-tools
  A simple script to build open-source FPGA tools.
  ☆54Updated 3 years ago
• VHDL / Interfaces
  Interface definitions for VHDL-2019.
  ☆34Updated 3 weeks ago
• lawrie / tiny_usb_examples
  Using the TinyFPGA BX USB code in user designs
  ☆52Updated 7 years ago
• azonenberg / protohdl
  Streaming FPGA/ASIC code generator for Google Protocol Buffers.
  ☆18Updated 5 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆86Updated last year
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆20Updated 6 years ago
• olofk / observer
  ☆43Updated 5 years ago