Pong in logisim and assembly code!
☆12Oct 9, 2019Updated 6 years ago
Alternatives and similar repositories for Pong
Users that are interested in Pong are comparing it to the libraries listed below
Sorting:
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- ☆12May 21, 2024Updated last year
- A simple 16-bit CPU built in Logisim☆57Apr 15, 2019Updated 6 years ago
- Logisim CPU.☆33Nov 23, 2022Updated 3 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- Attempt at commented disassembly of C64 Crossroads 2.☆13May 8, 2019Updated 6 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- ☆11Mar 12, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Website for LauzHack, EPFL's largest hackathon.☆12Feb 27, 2026Updated last week
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- RK0 | The Real-Time Kernel '0'☆13Updated this week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- General PID controller approximations for closed loop control projects☆14Jan 6, 2019Updated 7 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 11 years ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- Examples for MicroPython on Nordic devices☆13Feb 21, 2024Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- ☆12May 29, 2020Updated 5 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- FPV Screen conversion☆10Sep 7, 2018Updated 7 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Jan 15, 2022Updated 4 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- little balancing robot☆11Aug 1, 2019Updated 6 years ago
- A demo built with the Unity General Mediation Engine (UGME), called Base Case.☆12Jan 20, 2017Updated 9 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago