机器视觉作业 sift-kmeans-SVM图像分类
☆15Nov 21, 2020Updated 5 years ago
Alternatives and similar repositories for Sift-Kmeans-SVM_PicClassify
Users that are interested in Sift-Kmeans-SVM_PicClassify are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My attempt to improve the speed of the newton schulz algorithm, starting from the dion implementation.☆33Dec 5, 2025Updated 3 months ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 3 weeks ago
- ☆14Jan 28, 2025Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- ☆14Mar 7, 2022Updated 4 years ago
- ☆12Jun 17, 2024Updated last year
- ☆19Oct 7, 2025Updated 5 months ago
- This is the GUI of X0-Compiler.☆10Sep 21, 2019Updated 6 years ago
- 哈工大《计算机网络》2018年春季课程实验☆10Jun 9, 2018Updated 7 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 一个微型的 LL/LR/LALR 语法解析器 | A micro compiler project to provide LL/LR/LALR syntax parser☆17Dec 3, 2020Updated 5 years ago
- 利用python实现文泉学堂书籍PDF的下载（HFUT图书馆资源-文泉学堂知识库）☆10Apr 21, 2021Updated 4 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Sep 15, 2025Updated 6 months ago
- This is a study group studying SSD, FTL, and FEMU in 2024.☆13Sep 5, 2024Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- A set of tools for understanding F2FS usage of ZNS devices, which allow for identifying the on-device locations of files and inodes, mapp…☆20Jan 19, 2025Updated last year
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆22Mar 25, 2024Updated 2 years ago
- ☆21Sep 9, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Official implementation of Log-linear Sparse Attention (LLSA).☆64Feb 2, 2026Updated last month
- 该项目通过新闻数据集演示文本分类全流程：数据清洗，模型训练，模型部署和前端展示。使用的模型和工具：pytorch，bert，streamlit☆18Nov 7, 2022Updated 3 years ago
- 基于决策树判断是否降雪，机器学习课程设计☆13Jan 1, 2022Updated 4 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- ☆24Mar 28, 2023Updated 2 years ago
- A QA System based by BiLSTM. 一个基于双向LSTM的智能问答系统，有交互界面、详细注释、多版本、能运行、文件齐全。☆17Jun 14, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆25Apr 29, 2024Updated last year
- This is the fork of CVA6 intended for PULP development.☆22Mar 18, 2026Updated last week
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated 2 weeks ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Oct 18, 2025Updated 5 months ago