BrunoMeyer / gpu-rsfk
A GPU (CUDA) implementation, with a python interface, of the approximated KNN graph computation with Random Sample Forest algorithm KNN.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for gpu-rsfk
- ☆20Updated last year
- This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).☆24Updated 5 years ago
- Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions☆21Updated 2 years ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Public Release of Stream-Dataflow☆14Updated 5 years ago
- Convert C files into Verilog☆16Updated 5 years ago
- A graph linear algebra overlay☆49Updated last year
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆20Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- ☆19Updated last year
- A Distributed Multi-GPU System for Fast Graph Processing☆63Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- 📝 "End-to-end Deep Learning of Optimization Heuristics" (🥇 PACT'17 Best Paper)☆72Updated last year
- ☆11Updated last year
- ☆12Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆14Updated last year
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆27Updated 2 years ago
- A Toy-Purpose TPU Simulator☆10Updated 5 months ago
- A Dataflow library for graph analytics acceleration☆14Updated 8 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆19Updated last year
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Implementation of the HYPE hypergraph partitioner.☆17Updated 4 years ago
- Fibertree emulator☆11Updated last week
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Approximation-Aware Functional Reverse Engineering using Graph Neural Networks☆9Updated 2 years ago