orangecms / orebootLinks
oreboot is a fork of coreboot, with C removed, written in Rust.
☆12Updated this week
Alternatives and similar repositories for oreboot
Users that are interested in oreboot are comparing it to the libraries listed below
Sorting:
- ☆22Updated last year
- ☆20Updated last year
- ☆46Updated 3 weeks ago
- Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board☆13Updated 8 months ago
- Patches include sunxi platform support and various driver fixes☆42Updated 2 months ago
- LK embedded kernel☆25Updated 4 months ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Updated 3 years ago
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last week
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆39Updated 7 months ago
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- RISCV port of the Slackware distribution☆11Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆50Updated 2 years ago
- Opensource embedded controller firmware for sipeed boards.☆39Updated 6 years ago
- ☆12Updated 2 weeks ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- Patches include sunxi platform support and various driver fixes☆82Updated 4 months ago
- PReP emulation on Power8☆30Updated 8 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- ☆61Updated 3 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 5 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- Solaris/PPC☆21Updated 10 years ago
- Yet Another Debug Transport☆22Updated 3 years ago