orangecms / oreboot
oreboot is a fork of coreboot, with C removed, written in Rust.
☆12Updated 2 weeks ago
Alternatives and similar repositories for oreboot:
Users that are interested in oreboot are comparing it to the libraries listed below
- ☆21Updated 11 months ago
- ☆19Updated last year
- Patches include sunxi platform support and various driver fixes☆81Updated 2 months ago
- ☆60Updated 3 years ago
- ☆46Updated 2 weeks ago
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated 2 years ago
- Patches include sunxi platform support and various driver fixes☆41Updated 2 weeks ago
- SerialICE is a flexible, software based system software debugger☆31Updated last year
- Documentation and status of UEFI on RISC-V☆56Updated 3 years ago
- Utility for collecting valuable information for coreboot☆23Updated this week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆36Updated 4 months ago
- buildroot fork☆36Updated last week
- Reverse engineering of BL602 blobs☆100Updated last year
- ☆62Updated last year
- ☆28Updated 2 years ago
- ☆29Updated 2 years ago
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆137Updated 6 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆46Updated 3 weeks ago
- LK embedded kernel☆24Updated last month
- List of all links you can try with ULX3S☆97Updated 3 years ago
- Read-only mirror of https://chromium.googlesource.com/chromiumos/platform/ec. We don't handle pull requests.☆91Updated 2 months ago
- Documentation of the BL602 IC☆65Updated 2 years ago
- Embedded Base Boot Requirements Specification☆117Updated last week
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Updated 3 years ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- GCC port for OpenRISC 1000☆23Updated 3 years ago
- Allwinner V3s Boot ROM Reverse Engineering☆15Updated 4 years ago