FEDEVEL / allegro-script-add_layer_name
☆19Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for allegro-script-add_layer_name
- 几楼科技 Cadence Allegro开源项目☆105Updated 4 years ago
- Cadence Allegro Skills.☆44Updated 5 years ago
- simple DSO over Wi-Fi☆105Updated 8 years ago
- Skill script for Allegro PCB designer, which generates a JSON representation of the board.☆17Updated 2 months ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- Low cost L-C-R Meter☆76Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆71Updated last year
- xilxin download tools☆51Updated 5 years ago
- An open source FPGA design for DSLogic☆140Updated 10 years ago
- Scopy MVP Schematics/Hardware Design Files☆55Updated 3 years ago
- Programming internal SRAM over ARM Cortex M3 SWD☆157Updated 4 years ago
- 用于xilinx平台的简易自制下载器。☆90Updated 4 years ago
- ☆30Updated 2 years ago
- Allegro footprints, written in fpm skill.☆12Updated 7 years ago
- fpga jtag hardware☆21Updated last year
- Convert Altium Designer and PCAD library to KiCad☆120Updated last year
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆96Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- ☆25Updated 3 years ago
- 收集Cadence一些实用的Skill(自用)☆12Updated 2 years ago
- EBAZ4205 BOARD☆181Updated 2 years ago
- ☆10Updated last year
- Manufacture document generate tool for kicad.☆244Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- ☆35Updated 4 years ago
- Cadence Skill资料收集☆18Updated 2 years ago
- CDBUS (Controller Distributed Bus) Protocol and IP Core☆148Updated 2 months ago
- High-Speed CMSIS-DAP for STLINK-V3MINI ARM Debugger STM32F723IEK6☆183Updated 4 years ago