Functions for working with timespec structures
☆52Dec 1, 2021Updated 4 years ago
Alternatives and similar repositories for timespec
Users that are interested in timespec are comparing it to the libraries listed below
Sorting:
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Text reformatter better than fmt(1) or fold(1).☆19Updated this week
- ☆11May 31, 2016Updated 9 years ago
- ☆17Mar 28, 2024Updated last year
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- A UNIX-like OS targeting AMD64 compatible processors☆18Mar 5, 2022Updated 4 years ago
- A simple syscall tracer☆17Oct 5, 2024Updated last year
- ☆31Aug 8, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Yet another busybox / toybox tool. This one's written in Intel x86-64 64-bit assembly language.☆12Apr 23, 2023Updated 2 years ago
- The "cross-compiler" for Plua 2.0 and your classic PalmOS device.☆16May 16, 2022Updated 3 years ago
- SmartcardIO for Android☆15Feb 12, 2020Updated 6 years ago
- A tiny framebuffer image viewer☆13May 30, 2015Updated 10 years ago
- ☆17Aug 26, 2016Updated 9 years ago
- A small realtime software rendering library☆17May 25, 2020Updated 5 years ago
- Alternative hexdump.☆15Feb 4, 2016Updated 10 years ago
- Not So Simple Terminal☆19Aug 8, 2025Updated 7 months ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Aug 26, 2016Updated 9 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- RAKF for MVS 3.8j☆14Mar 16, 2026Updated last week
- BSD 2.11, as patched☆25Oct 20, 2021Updated 4 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- HiSilicon ip camera SoCs SystemRDL registers description☆12Oct 18, 2023Updated 2 years ago
- OS/32 8.1 kit for the SimH Interdata 32 simulator☆16Jan 20, 2026Updated 2 months ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- True Random Number Generator core implemented in Verilog.☆82Oct 8, 2020Updated 5 years ago
- Collection of C99 dynamic array implementations☆19Jul 5, 2024Updated last year
- AST generation library☆27Jan 15, 2015Updated 11 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 2 weeks ago
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 11 years ago
- It can grow in size with o(1) complexity without changing its pointer. The memory stays contiguous.☆12Jul 24, 2024Updated last year
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago