sinara-hw / Urukul
4 channel 1GS/s DDS (AD9910 or AD9912 variant)
☆14Updated 4 months ago
Alternatives and similar repositories for Urukul:
Users that are interested in Urukul are comparing it to the libraries listed below
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆14Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆16Updated 9 months ago
- Modular 8-channel RF power amplifier☆16Updated last month
- Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.☆18Updated 2 years ago
- Sayma AMC/RTM issue tracker☆42Updated 6 years ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆21Updated last year
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆53Updated 3 years ago
- Phaser AWG DSP design☆11Updated last year
- Miniature 8GHz FMCW Radar☆11Updated 8 years ago
- Wavemeter Analysis aNd Display☆14Updated last month
- migen + misoc + redpitaya = digital servo☆38Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated this week
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆25Updated 4 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆63Updated last year
- NIST digital servo: an FPGA based fast digital feedback controller☆71Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆82Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- FPGA-Based DIY Function Generator☆51Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆14Updated 10 years ago
- FPGA based 30ps RMS TDCs☆82Updated 7 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated this week
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- 本信 号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆25Updated 9 years ago