sinara-hw / KasliLinks
Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.
☆18Updated last month
Alternatives and similar repositories for Kasli
Users that are interested in Kasli are comparing it to the libraries listed below
Sorting:
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆54Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Sayma AMC/RTM issue tracker☆43Updated 7 years ago
- ARTIQ - compatible 8 channel 16bit 1MS/s ADC card in EEM standard☆12Updated 9 months ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆22Updated 2 years ago
- Fast 32-channel, 3MS/s per channel, 16bit DAC EEM card compatible with Zotino☆14Updated last year
- N-dimensional scans for ARTIQ☆25Updated 2 months ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆15Updated 4 months ago
- Modular 8-channel RF power amplifier☆17Updated 9 months ago
- NIST digital servo: an FPGA based fast digital feedback controller☆73Updated 8 years ago
- Spectroscopy lock application using RedPitaya☆101Updated 3 weeks ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆88Updated 10 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 11 months ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Quad channel 1GS/s RF generator card with dual IQ upconverter and dual 5MS/s ADC and FPGA in EEM form factor☆14Updated last month
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆177Updated last month
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- RF electronics engineering ecosystem☆31Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆116Updated 3 weeks ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 10 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- An innovative Verilog-A compiler☆166Updated last year
- VHDL library 4 FPGAs☆181Updated last week
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆46Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- Python bindings for ngspice simulation engine☆69Updated 5 years ago
- skywater 130nm pdk☆35Updated last week