popcornell / pyGF2Links
Polynomial arithmetic over GF2
☆12Updated 7 years ago
Alternatives and similar repositories for pyGF2
Users that are interested in pyGF2 are comparing it to the libraries listed below
Sorting:
- Module for parsing radiotap headers in python☆24Updated 2 years ago
- BCJR-based decoder for CCSDS turbo codes (according to CCSDS 131.0-B-3)☆18Updated 2 years ago
- GNURadio TCP/UDP source and sink blocks rewritten in C++/Boost. UDP block has header/crc options available as well.☆38Updated 2 years ago
- Cross-Domain DPA Attack on SAML11☆17Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ☆18Updated 2 years ago
- ROM dump of the MYK82 chip in a Fortezza Card. Successor to the Clipper Chip.☆14Updated last year
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- GnuRadio implementation of satellite transponder and ground terminal☆28Updated 4 years ago
- FPGA for uSDR☆18Updated this week
- The magic number 0x5F3759DF in Python3 Fast Inverse SquareRoot☆11Updated 2 years ago
- Linrad - SDR receiver☆13Updated 6 months ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Updated 3 years ago
- Python's interface to codec 2☆25Updated 3 months ago
- ☆19Updated last year
- Implementations of the GEA-1 and GEA-2 (GPRS Encryption Algorithm) stream ciphers in C, Python and Rust.☆18Updated 3 years ago
- Galaksija computer for FPGA☆15Updated 4 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 8 months ago
- Apache NuttX RTOS on FPGA☆15Updated last year
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- CDA Telemetry Demodulator for GOES-16☆12Updated 3 years ago
- Verilog bit slicing for python☆10Updated 4 years ago
- FPGA LVDS LCD driver☆15Updated 9 years ago
- Pothos bindings for GNU Radio blocks☆12Updated 4 years ago
- Autonomous Satellite Tracker with ESP8266-Huzzah☆18Updated 5 months ago
- GNU Radio RC DSMX decoder☆20Updated 3 years ago
- ☆19Updated last year
- LimeRFE hardware design☆25Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆15Updated 8 months ago