Alternatives and similar repositories for pyGF2

Users that are interested in pyGF2 are comparing it to the libraries listed below

• UCBerkeleySETI / hyperseti
  A SETI / technosignature search code to find intelligent life beyond Earth
  ☆13Updated 3 weeks ago
• radiotap / python-radiotap
  Module for parsing radiotap headers in python
  ☆23Updated 2 years ago
• jck / riscv
  ☆19Updated 2 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago
• Anass-23 / 5G-Network
  A 5G network with a Base Station, using an SDR and OpenAirInterface (Open Source). The software will be validated using COTS (commercial)…
  ☆73Updated last year
• colinoflynn / xdomain-dpa-m23
  Cross-Domain DPA Attack on SAML11
  ☆17Updated 6 years ago
• fventuri / linrad
  Linrad - SDR receiver
  ☆13Updated last month
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• myriadrf / LimeRFE
  LimeRFE hardware design
  ☆27Updated last month
• gnuradio / gr-verilog
  ☆18Updated 2 years ago
• wavelet-lab / usdr-fpga
  FPGA for uSDR
  ☆18Updated 3 weeks ago
• P1sec / gea-implementation
  Implementations of the GEA-1 and GEA-2 (GPRS Encryption Algorithm) stream ciphers in C, Python and Rust.
  ☆17Updated 3 years ago
• gojimmypi / VerilogLanguageExtension
  Verilog Language Extension for Visual Studio
  ☆18Updated this week
• tin6150 / psg
  Pocket Survival Guide for Sys Admin - http://psg.skinforum.org/ -
  ☆15Updated last month
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated 3 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• cederom / nuttx-fpga
  Apache NuttX RTOS on FPGA
  ☆15Updated last year
• geohot / tt06-fp4-mac
  FP4 MAC Array
  ☆19Updated last year
• myriadrf / xtrx-fpga-source
  The source code for the XTRX FPGA image
  ☆17Updated 3 years ago
• PoWx-Org / oPoW
  PoWx mission: Aiming at smaller energy per hash hardware.
  ☆11Updated 4 years ago
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆16Updated 2 years ago
• amaranth-farm / amgen
  command line tool for frequent amaranth HDL tasks (generate sources, show design)
  ☆16Updated 4 years ago
• antmicro / f4pga-examples
  ☆12Updated 2 years ago
• ghostop14 / gr-grnet
  GNURadio TCP/UDP source and sink blocks rewritten in C++/Boost. UDP block has header/crc options available as well.
  ☆38Updated 2 years ago
• greatscottgadgets / python-usb-protocol
  python library providing utilities, data structures, constants, parsers, and tools for working with USB data
  ☆65Updated last month
• newaetech / DesignStartTrace
  Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.
  ☆17Updated 10 months ago
• IQTLabs / Daedalus
  Exploring various defensive response options for effectively securing a 5G core-network
  ☆42Updated last year
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated 3 weeks ago
• davidel / pyxhdl
  Python Frontend For VHDL And Verilog
  ☆23Updated this week
• goran-mahovlic / FPGA-LCD-Driver
  FPGA LVDS LCD driver
  ☆15Updated 9 years ago