phsommer / scpi-pythonLinks
Python scripts to interface with Agilent measurement devices using SCPI
☆29Updated 13 years ago
Alternatives and similar repositories for scpi-python
Users that are interested in scpi-python are comparing it to the libraries listed below
Sorting:
- Provides a VXI-11 driver for controlling instruments over Ethernet☆173Updated last year
- SDK for FPGA / Linux Instruments☆107Updated last month
- A Python implementation of the Interchangeable Virtual Instrument standard.☆233Updated last year
- Since all the other wrappers either require VISA binary or are not generic (and do not implement the device I need)☆50Updated 3 weeks ago
- Provides a USBTMC driver for controlling instruments over USB☆170Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- Cypress FX3 SDK v1.3.1 configured to build from the firmware sources. Eclipse integration of device flashing also included.☆43Updated 11 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆55Updated 5 years ago
- A VXI-11 Instrument Server written in Python☆36Updated 8 months ago
- An open source replacement of the Xilinx bootgen application.☆113Updated last year
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Updated 8 months ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆200Updated 7 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated last week
- Protocol decode and synthesis library☆68Updated 6 years ago
- Migrated to Codeberg☆95Updated 8 years ago
- Utilities for MyHDL☆19Updated 2 years ago
- This is a mirror repository for official CTU CAN FD repository:☆34Updated this week
- Python module for instrument control and automation.☆28Updated last year
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆26Updated 4 months ago
- ☆113Updated 9 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Updated 8 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Updated 10 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- ☆27Updated last year
- ☆65Updated 3 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago