phsommer / scpi-python
Python scripts to interface with Agilent measurement devices using SCPI
☆29Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for scpi-python
- Since all the other wrappers either require VISA binary or are not generic (and do not implement the device I need)☆44Updated last year
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- Python module for instrument control and automation.☆21Updated 5 months ago
- A VXI-11 Instrument Server written in Python☆27Updated last year
- A Python implementation of the Interchangeable Virtual Instrument standard.☆220Updated 3 months ago
- A Python implementation of the Interchangeable Virtual Instrument standard.☆54Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- Protocol decode and synthesis library☆59Updated 5 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆17Updated 8 months ago
- Cypress FX3 SDK v1.3.1 configured to build from the firmware sources. Eclipse integration of device flashing also included.☆39Updated 10 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 8 years ago
- Provides a VXI-11 driver for controlling instruments over Ethernet☆161Updated 4 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- ☆17Updated 9 years ago
- This repository contains Embedded Linux kernel source code for Xilinx devices.☆20Updated last month
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆56Updated last year
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- SCPI C implementation for embedded devices☆40Updated 8 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Red Pitaya Ecosystem and Applications☆14Updated 8 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 2 years ago
- ☆47Updated last year
- ☆17Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆36Updated 2 years ago
- ☆24Updated last month
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- ADI Scripts for Linux images☆25Updated last week