koknat / dif
'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare
☆26Updated 2 years ago
Alternatives and similar repositories for dif:
Users that are interested in dif are comparing it to the libraries listed below
- List system information as CSV, manipulate it, pretty print, or export.☆31Updated last year
- GitHub Action to keep a 'tip' pre-release always up-to-date☆20Updated 3 years ago
- Utility for creating and modifying VHDL bus slave modules☆9Updated this week
- A Python to VHDL compiler☆15Updated last month
- VHDL grammar for tree-sitter☆31Updated last year
- ☆16Updated 3 months ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆14Updated last year
- Cross-platform GUI for mutagen.io file synchronizer: monitor sessions status in tray, restart hanging sessions, resolve conflicts☆20Updated 4 years ago
- Cross EDA Abstraction and Automation☆36Updated this week
- GHDL C extensions☆11Updated 5 years ago
- A VHDL Core Library.☆17Updated 7 years ago
- Toolbox for working with the Python AST☆17Updated last year
- The Python programming language☆33Updated 5 months ago
- Integration of Sprotty diagrams into Theia IDE☆24Updated 4 months ago
- altgraph is a fork of graphlib: a graph (network) package for constructing graphs, BFS and DFS traversals, topological sort, shortest pat…☆21Updated last year
- ea: make your CLI output actionable.☆25Updated last year
- Generate markdown documentation for JSON Schemas☆20Updated 5 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- Hjson syntax for VIM☆28Updated 2 years ago
- An abstract language model of VHDL written in Python.☆50Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆56Updated last year
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆54Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆20Updated last year
- Web-based HDL diagramming tool☆79Updated last year
- The SiFive wake build tool☆87Updated this week
- Parse & rewrite git urls (supports GitHub, Bitbucket, Assembla ...)☆32Updated last week
- TUI to filter JSON and JSON Lines data with Python syntax☆109Updated last year
- Build requirements files from setup.py.☆27Updated 2 years ago
- Beautify SystemVerilog code in VSCode through Verible☆17Updated this week