Alternatives and similar repositories for dif:

Users that are interested in dif are comparing it to the libraries listed below

• mslusarz / csv-nix-tools
  List system information as CSV, manipulate it, pretty print, or export.
  ☆31Updated last year
• eine / tip
  GitHub Action to keep a 'tip' pre-release always up-to-date
  ☆20Updated 3 years ago
• olagrottvik / bust
  Utility for creating and modifying VHDL bus slave modules
  ☆9Updated this week
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆15Updated last month
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• jaraco / jaraco.text
  ☆16Updated 3 months ago
• leds-lab / redscarf
  System-on-Chip Interconnection Network - Simulation Environment (front-end)
  ☆14Updated last year
• rualark / MutagenMon
  Cross-platform GUI for mutagen.io file synchronizer: monitor sessions status in tray, restart hanging sessions, resolve conflicts
  ☆20Updated 4 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated this week
• hackfin / ghdlex
  GHDL C extensions
  ☆11Updated 5 years ago
• VHDL / CoreLib
  A VHDL Core Library.
  ☆17Updated 7 years ago
• leonardt / ast_tools
  Toolbox for working with the Python AST
  ☆17Updated last year
• ahgamut / cpython
  The Python programming language
  ☆33Updated 5 months ago
• eclipse-sprotty / sprotty-theia
  Integration of Sprotty diagrams into Theia IDE
  ☆24Updated 4 months ago
• ronaldoussoren / altgraph
  altgraph is a fork of graphlib: a graph (network) package for constructing graphs, BFS and DFS traversals, topological sort, shortest pat…
  ☆21Updated last year
• dduan / ea
  ea: make your CLI output actionable.
  ☆25Updated last year
• BrianWendt / json-schema-md-doc
  Generate markdown documentation for JSON Schemas
  ☆20Updated 5 months ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆51Updated last year
• hjson / vim-hjson
  Hjson syntax for VIM
  ☆28Updated 2 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆56Updated last year
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆54Updated this week
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆20Updated last year
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆79Updated last year
• sifive / wake
  The SiFive wake build tool
  ☆87Updated this week
• nephila / giturlparse
  Parse & rewrite git urls (supports GitHub, Bitbucket, Assembla ...)
  ☆32Updated last week
• kellyjonbrazil / jellex
  TUI to filter JSON and JSON Lines data with Python syntax
  ☆109Updated last year
• inveniosoftware / requirements-builder
  Build requirements files from setup.py.
  ☆27Updated 2 years ago
• bmpenuelas / systemverilog-formatter-vscode
  Beautify SystemVerilog code in VSCode through Verible
  ☆17Updated this week