Alternatives and similar repositories for remu

Users that are interested in remu are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆156Updated 4 months ago
• NJU-ProjectN / fceux-am
  ☆95Updated 6 months ago
• lrscy / RISC-V-Emulator
  简单的RISC-V指令模拟器，实现了绝大多非扩展指令的模拟工作。
  ☆22Updated 7 years ago
• adaptrum-richard / risc-v-bm
  ☆17Updated last year
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 5 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆61Updated 2 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 8 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆218Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• USTC-System-Courses / CECS-Lab
  ☆36Updated last year
• sunshaoce / rvcc-course
  ☆86Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆205Updated last year
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆345Updated last year
• StevenBaby / alinux
  Linux 源码分析
  ☆60Updated 3 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated 2 weeks ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆40Updated last year
• unicornx / riscv-operating-system-mooc
  ☆64Updated 2 weeks ago
• lgl88911 / riscv_tldr
  tldr file for riscv assembly instructions
  ☆17Updated 4 years ago
• rockcarry / ffvm
  a riscv32 rv32imc emulator written in c.
  ☆33Updated 8 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• RiversJin / ToyOS
  A simple SMP OS on ARMv8a
  ☆23Updated 3 years ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆52Updated 5 years ago
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆15Updated 8 months ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆37Updated 3 years ago
• ownery / riscv-isa-manual-cn
  ☆8Updated 2 years ago
• BriMonzZY / multi-mode-fft-processor
  R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point
  ☆11Updated last week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 2 years ago
• hzcx998 / Tinyhttpd-WebDAV
  A WebDAV Extension for TinyHTTPD
  ☆17Updated 4 months ago
• iiicp / subc-llvm
  实现一个子集c编译器，后端基于llvm20
  ☆2Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆142Updated last week