jaebaek / tenstorrent-tiny-examplesLinks
Simple experiments on Tenstorrent GraySkull e75 chip
☆13Updated 11 months ago
Alternatives and similar repositories for tenstorrent-tiny-examples
Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below
Sorting:
- Tenstorrent MLIR compiler☆169Updated this week
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆48Updated this week
- ☆53Updated this week
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆20Updated 9 months ago
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆110Updated 2 months ago
- GPUOcelot: A dynamic compilation framework for PTX☆207Updated 6 months ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆94Updated this week
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆38Updated 5 months ago
- Tenstorrent Kernel Module☆50Updated this week
- Fork of LLVM to support AMD AIEngine processors☆154Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆132Updated 7 months ago
- ☆29Updated 4 months ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆55Updated 4 months ago
- IREE plugin repository for the AMD AIE accelerator☆100Updated this week
- User-Mode Driver for Tenstorrent hardware☆31Updated this week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆139Updated this week
- Tensor Tiling Library☆37Updated 3 months ago
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆295Updated this week
- ☆89Updated this week
- Nvidia Instruction Set Specification Generator☆286Updated last year
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 9 months ago
- rocWMMA☆121Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- Synchronous, single-threaded, library-only SYCL implementation for debugging and verification.☆36Updated 3 weeks ago
- Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…☆99Updated this week
- ☆148Updated this week
- Attention in SRAM on Tenstorrent Grayskull☆37Updated last year
- Buda Compiler Backend for Tenstorrent devices☆30Updated 4 months ago