Alternatives and similar repositories for tenstorrent-tiny-examples

Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below

• GPUOpen-Tools / isa_spec_manager
  Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.
  ☆42Updated 2 months ago
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆213Updated last week
• wpmed92 / shaderpulse
  🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧
  ☆22Updated last year
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆35Updated this week
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆51Updated this week
• tenstorrent / tt-isa-documentation
  ☆79Updated last week
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆57Updated this week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• ROCm / amd_matrix_instruction_calculator
  A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators
  ☆121Updated 2 weeks ago
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆137Updated 10 months ago
• uxlfoundation / oneapi-construction-kit
  ☆94Updated 2 weeks ago
• gpuocelot / gpuocelot
  GPUOcelot: A dynamic compilation framework for PTX
  ☆216Updated 9 months ago
• gthparch / NVPTX-SPIRV-Translator
  ☆28Updated 4 years ago
• CHIP-SPV / chipStar
  chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.
  ☆305Updated this week
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated last week
• tenstorrent / tensix-isa-simulator
  ☆27Updated 8 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• kpet / spirv2clc
  Experimental OpenCL SPIR-V to OpenCL C translator
  ☆27Updated 3 weeks ago
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆56Updated 8 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆88Updated last year
• seb-v / fp32_sgemm_amd
  Super fast FP32 matrix multiplication on RDNA3
  ☆79Updated 7 months ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆174Updated this week
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆121Updated last year
• moritztng / grayskull-attention
  Attention in SRAM on Tenstorrent Grayskull
  ☆39Updated last year
• NicolaLancellotti / metal-dialect
  MLIR metal dialect
  ☆33Updated last year
• ROCm / llvm-project
  This is the AMD-maintained fork of the LLVM git repository. This repository accepts pull requests and issues related to AMD fork-specific…
  ☆193Updated this week
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆145Updated last week
• riscv / riscv-bfloat16
  ☆37Updated last year
• KhronosGroup / SYCL_Reference
  SYCL Reference Manual
  ☆28Updated last year
• ROCm / rocMLIR
  ☆157Updated this week