Alternatives and similar repositories for tenstorrent-tiny-examples

Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below

• wpmed92 / shaderpulse
  🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧
  ☆22Updated last year
• GPUOpen-Tools / isa_spec_manager
  Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.
  ☆44Updated 3 months ago
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆231Updated this week
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆36Updated this week
• tenstorrent / tt-isa-documentation
  ☆86Updated last week
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆53Updated this week
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆139Updated last year
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆57Updated last week
• gpuocelot / gpuocelot
  GPUOcelot: A dynamic compilation framework for PTX
  ☆219Updated 11 months ago
• tenstorrent / tensix-isa-simulator
  ☆27Updated 9 months ago
• seb-v / fp32_sgemm_amd
  Super fast FP32 matrix multiplication on RDNA3
  ☆82Updated 9 months ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆138Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆193Updated 5 months ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆182Updated this week
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 5 months ago
• adamtiger / tinyGPUlang
  Tutorial on building a gpu compiler backend in LLVM
  ☆50Updated 11 months ago
• AlexandreSinger / mlir-beginner-friendly-tutorial
  This is a beginner-friendly tutorial on MLIR from the perspective of a user of MLIR, not a compiler engineer. This tutorial will introduc…
  ☆80Updated 9 months ago
• ROCm / amd_matrix_instruction_calculator
  A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators
  ☆124Updated last month
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆57Updated 9 months ago
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆40Updated 2 years ago
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆30Updated 9 months ago
• ROCm / rocWMMA
  [DEPRECATED] Moved to ROCm/rocm-libraries repo
  ☆138Updated this week
• moritztng / grayskull-attention
  Attention in SRAM on Tenstorrent Grayskull
  ☆40Updated last year
• iree-org / iree-turbine
  IREE's PyTorch Frontend, based on Torch Dynamo.
  ☆103Updated 3 weeks ago
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆124Updated last year
• escalab / GPTPU
  GPTPU for SC 2021
  ☆52Updated 2 years ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆104Updated 4 months ago
• ROCm / hipTensor
  AMD’s C++ library for accelerating tensor primitives
  ☆47Updated 3 weeks ago