jaebaek / tenstorrent-tiny-examplesLinks
Simple experiments on Tenstorrent GraySkull e75 chip
☆13Updated last year
Alternatives and similar repositories for tenstorrent-tiny-examples
Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below
Sorting:
- ☆88Updated last week
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆45Updated 4 months ago
- Tenstorrent MLIR compiler☆243Updated this week
- The TT-Forge ONNX is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their p…☆54Updated this week
- User-Mode Driver for Tenstorrent hardware☆36Updated last week
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- GPUOcelot: A dynamic compilation framework for PTX☆219Updated 11 months ago
- Fork of LLVM to support AMD AIEngine processors☆187Updated last week
- Simple demonstration of using the RISC-V Vector extension☆50Updated last year
- Tenstorrent Kernel Module☆59Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- ☆28Updated 10 months ago
- Trying to figure various CPU things out☆92Updated last week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆141Updated last week
- SYCL Reference Manual☆29Updated this week
- Example for running IREE in a bare-metal Arm environment.☆40Updated 6 months ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆57Updated 10 months ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆138Updated last week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆105Updated this week
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.☆315Updated this week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆198Updated 6 months ago
- ☆59Updated last month
- Super fast FP32 matrix multiplication on RDNA3☆82Updated 10 months ago
- ☆95Updated last month
- IREE plugin repository for the AMD AIE accelerator☆119Updated last week
- ☆76Updated 3 weeks ago
- Buda Compiler Backend for Tenstorrent devices☆30Updated 10 months ago