jaebaek / tenstorrent-tiny-examples
Simple experiments on Tenstorrent GraySkull e75 chip
☆9Updated 4 months ago
Alternatives and similar repositories for tenstorrent-tiny-examples:
Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below
- User-Mode Driver for Tenstorrent hardware☆13Updated this week
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆47Updated last year
- Simple demonstration of using the RISC-V Vector extension☆38Updated 9 months ago
- ☆56Updated 2 weeks ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆36Updated 3 years ago
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆24Updated 4 months ago
- SYCL Conformance Tests☆64Updated this week
- Tenstorrent MLIR compiler☆85Updated this week
- AMD’s C++ library for accelerating tensor primitives☆38Updated this week
- Tensor Tiling Library☆34Updated 4 months ago
- ☆20Updated 3 years ago
- SYCL Reference Manual☆27Updated 8 months ago
- Random number library that generate pseudo-random and quasi-random numbers.☆25Updated this week
- A minimal (really) out-of-tree MLIR example☆36Updated 3 weeks ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆112Updated 2 weeks ago
- TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)☆38Updated this week
- Fork of LLVM to support AMD AIEngine processors☆121Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆24Updated this week
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆54Updated last year
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 7 months ago
- SYCL Benchmark Suite☆60Updated 4 months ago
- Marek's approach to building AMD GPU drivers for driver development☆22Updated 2 weeks ago
- Attention in SRAM on Tenstorrent Grayskull☆31Updated 6 months ago
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆25Updated this week
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆40Updated 2 years ago
- ☆16Updated 3 years ago
- Synchronous, single-threaded, library-only SYCL implementation for debugging and verification.☆31Updated last week
- Assemble 128-bit RISC-V☆45Updated last year
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆115Updated 2 months ago
- Simple OpenCL Samples that Build with Khronos Headers and Libs☆96Updated this week