jaebaek / tenstorrent-tiny-examplesLinks
Simple experiments on Tenstorrent GraySkull e75 chip
☆12Updated 9 months ago
Alternatives and similar repositories for tenstorrent-tiny-examples
Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below
Sorting:
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆44Updated this week
- ☆17Updated this week
- Tenstorrent MLIR compiler☆135Updated this week
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆33Updated 3 months ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆52Updated 2 months ago
- User-Mode Driver for Tenstorrent hardware☆23Updated this week
- A GLSL compiler targeting SPIR-V mlir☆20Updated 7 months ago
- MLIR metal dialect☆26Updated 8 months ago
- AMD’s C++ library for accelerating tensor primitives☆42Updated this week
- ☆57Updated this week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 6 months ago
- ☆29Updated 2 months ago
- ☆40Updated this week
- SYCL Reference Manual☆28Updated last year
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆127Updated 5 months ago
- materials available to the public☆25Updated 6 months ago
- Retargetable ML compilers for the twenty-first century!☆13Updated last month
- ☆84Updated this week
- Tensor Tiling Library☆36Updated last month
- Tenstorrent Firmware repository☆13Updated last week
- A lightweight MLIR Python frontend with support for PyTorch☆23Updated 9 months ago
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Simple demonstration of using the RISC-V Vector extension☆42Updated last year
- Embedded Universal DSL: a good DSL for us, by us☆37Updated this week
- ☆21Updated 3 years ago
- Buda Compiler Backend for Tenstorrent devices☆29Updated 2 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆119Updated 7 months ago
- A minimal (really) out-of-tree MLIR example☆44Updated 3 weeks ago
- A lightweight, Pythonic, frontend for MLIR☆81Updated last year