Alternatives and similar repositories for tenstorrent-tiny-examples

Users that are interested in tenstorrent-tiny-examples are comparing it to the libraries listed below

• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆20Updated 7 months ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆39Updated 3 years ago
• GPUOpen-Tools / isa_spec_manager
  Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.
  ☆33Updated 2 months ago
• intel / tiny-tensor-compiler
  ☆17Updated this week
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆20Updated this week
• riscv-admin / graphics
  Graphics SIG organizational information
  ☆39Updated last year
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆21Updated 5 months ago
• ProjectPhysX / PTXprofiler
  A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.
  ☆52Updated last month
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆49Updated 2 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆19Updated 4 months ago
• KhronosGroup / OpenCL-TTL
  Tensor Tiling Library
  ☆36Updated last month
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆122Updated this week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆31Updated 4 months ago
• tenstorrent / tensix-isa-simulator
  ☆29Updated 2 months ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆106Updated 2 months ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 8 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆97Updated last week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆55Updated last year
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• intel / vc-intrinsics
  ☆56Updated last month
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆42Updated this week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• tenstorrent / whisper
  ☆42Updated this week
• justingallagher / fpga-trace
  FPGA accelerated ray tracer, implemented in C++ and HLS
  ☆28Updated 9 years ago
• gthparch / NVPTX-SPIRV-Translator
  ☆21Updated 3 years ago
• AMDResearch / Riallto
  The Riallto Open Source Project from AMD
  ☆77Updated last month
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆127Updated 4 months ago
• ROCm / hipTensor
  AMD’s C++ library for accelerating tensor primitives
  ☆40Updated this week
• gvsoc / gvsoc
  ☆19Updated this week