chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.
☆321Mar 21, 2026Updated this week
Alternatives and similar repositories for chipStar
Users that are interested in chipStar are comparing it to the libraries listed below
Sorting:
- OpenCL/SPIR-V implementation of HIP☆105Nov 9, 2022Updated 3 years ago
- Experimental OpenCL SPIR-V to OpenCL C translator☆29Mar 1, 2026Updated 2 weeks ago
- Compiler for multiple programming models (SYCL, C++ standard parallelism, HIP/CUDA) for CPUs and GPUs from all vendors: The independent, …☆1,801Updated this week
- ☆94Mar 1, 2026Updated 2 weeks ago
- Archived implementation of BLAS using the SYCL open standard. See oneMath for a replacement.☆259Jan 13, 2025Updated last year
- Clspv is a compiler for OpenCL C to Vulkan compute shaders☆705Mar 5, 2026Updated 2 weeks ago
- Implementation of OpenCL 3.0 on Vulkan☆425Updated this week
- OpenMP offload playground☆10Nov 16, 2024Updated last year
- A tracing infrastructure for heterogeneous computing applications.☆40Updated this week
- A pseudo random number generator library written against the SYCL API.☆11Jun 11, 2019Updated 6 years ago
- ☆27Oct 25, 2021Updated 4 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆45Oct 25, 2021Updated 4 years ago
- SYCL Benchmark Suite☆68Jun 22, 2025Updated 8 months ago
- An implementation of HIP that works on CPUs, across OSes.☆131Mar 19, 2024Updated 2 years ago
- portDNN is a library implementing neural network algorithms written using SYCL☆114May 21, 2024Updated last year
- ☆20Jan 29, 2026Updated last month
- AOMP is an open source Clang/LLVM based compiler with added support for the OpenMP® API on Radeon™ GPUs. Use this repository for releas…☆240Updated this week
- Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.☆18Feb 17, 2021Updated 5 years ago
- ☆252Feb 20, 2026Updated last month
- A tool and a library for bi-directional translation between SPIR-V and LLVM IR☆600Updated this week
- pocl - Portable Computing Language☆1,055Mar 10, 2026Updated last week
- HIPIFY: Convert CUDA to Portable C++ Code☆673Mar 12, 2026Updated last week
- ☆282Updated this week
- SYCL materials for ENCCS workshop☆25Apr 25, 2023Updated 2 years ago
- JAX interpreter for Vulkan☆16Jun 1, 2021Updated 4 years ago
- Intercept Layer for Debugging and Analyzing OpenCL Applications☆355Updated this week
- ☆15Jan 21, 2023Updated 3 years ago
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆127Nov 14, 2025Updated 4 months ago
- [DEPRECATED] Moved to ROCm/rocm-systems repo☆165Feb 16, 2026Updated last month
- Public proposals, extensions, information and materials from the SYCL working group☆15Jan 26, 2024Updated 2 years ago
- Set of OpenCL microbenchmarks☆29Nov 19, 2025Updated 4 months ago
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆46Sep 24, 2025Updated 5 months ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆177Mar 10, 2026Updated last week
- Simple OpenCL Samples that Build with Khronos Headers and Libs☆121Mar 14, 2026Updated last week
- High-level C++ for Accelerator Clusters☆155Mar 12, 2026Updated last week
- SYCL Academy, a set of learning materials for SYCL heterogeneous programming☆527Feb 13, 2026Updated last month
- A tool which profiles OpenCL devices to find their peak capacities☆483Mar 10, 2026Updated last week
- HIP: C++ Heterogeneous-Compute Interface for Portability☆4,345Updated this week
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year