SunsetQuest / CudaPAD

Related projects: ⓘ

• hyqneuron / asfermi
  assembler for NVIDIA FERMI. Imported from Google Code
  ☆68Updated 9 years ago
• ekondis / gpumembench
  A GPU benchmark suite for assessing on-chip GPU memory bandwidth
  ☆96Updated 7 years ago
• decodecudabinary / Decoding-CUDA-Binary
  ☆48Updated 4 years ago
• ROCm / Tensile
  Stretching GPU performance for GEMMs and tensor contractions.
  ☆213Updated this week
• ROCm / ROCm-ComputeABI-Doc
  ROCm - AMDGPU Compute Application Binary Interface
  ☆40Updated 2 years ago
• daadaada / gas
  ☆39Updated 3 years ago
• PAA-NCIC / PPoPP2017_artifact
  Third party assembler and GEMM library for NVIDIA Kepler GPU
  ☆76Updated 4 years ago
• NVlabs / SASSI
  Flexible GPGPU instrumentation
  ☆85Updated 4 years ago
• NVlabs / NVBit
  ☆218Updated 3 weeks ago
• ROCm / LLVM-AMDGPU-Assembler-Extra
  LLVM AMDGPU Assembler Helper Tools
  ☆110Updated 7 years ago
• ROCm / rocMLIR
  ☆124Updated this week
• daadaada / turingas
  Assembler for NVIDIA Volta and Turing GPUs
  ☆195Updated 2 years ago
• mmperf / mmperf
  MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.
  ☆123Updated 11 months ago
• codeplaysoftware / portDNN
  portDNN is a library implementing neural network algorithms written using SYCL
  ☆106Updated 3 months ago
• ROCm / rocWMMA
  rocWMMA
  ☆85Updated this week
• Meinersbur / ppcg
  Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)
  ☆116Updated 2 years ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆120Updated 3 weeks ago
• intel / mlir-extensions
  Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.
  ☆116Updated this week
• apc-llc / nvcc-llvm-ir
  Enabling on-the-fly manipulations with LLVM IR code of CUDA sources
  ☆97Updated last year
• sjfeng1999 / gpu-arch-microbenchmark
  Dissecting NVIDIA GPU Architecture
  ☆78Updated 2 years ago
• intel / xetla
  ☆53Updated last week
• sunlex0717 / DissectingTensorCores
  ☆73Updated 5 months ago
• passlab / CUDAMicroBench
  ☆34Updated 3 years ago
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆27Updated 2 years ago
• ROCm / ROCR-Runtime
  ROCm Platform Runtime: ROCr a HPC market enhanced HSA based runtime
  ☆213Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆99Updated last year
• aditya4d1 / gemm-vega64
  Implement asm gemm on vega64 for 4096x4096 fp32 matrix
  ☆19Updated 4 years ago
• CHIP-SPV / chipStar
  chipStar is a tool for compiling and running HIP/CUDA on SPIR-V via OpenCL or Level Zero APIs.
  ☆185Updated this week
• Meinersbur / isl
  Integer Set Library (source repository: http://repo.or.cz/w/isl.git)
  ☆63Updated last year
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆94Updated last month