Alternatives and similar repositories for tensix-isa-simulator

Users that are interested in tensix-isa-simulator are comparing it to the libraries listed below

• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆44Updated this week
• tenstorrent / tt-forge-fe
  The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…
  ☆44Updated this week
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆127Updated 5 months ago
• tenstorrent / tt-umd
  User-Mode Driver for Tenstorrent hardware
  ☆22Updated this week
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆132Updated this week
• tenstorrent / tt-smi
  Tenstorrent console based hardware information program
  ☆37Updated this week
• tenstorrent / luwen
  Tenstorrent system interface library
  ☆19Updated last week
• tenstorrent / whisper
  ☆43Updated 3 weeks ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 3 months ago
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆29Updated 2 months ago
• gpuocelot / gpuocelot
  GPUOcelot: A dynamic compilation framework for PTX
  ☆192Updated 3 months ago
• moritztng / grayskull-attention
  Attention in SRAM on Tenstorrent Grayskull
  ☆35Updated 10 months ago
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated last month
• tenstorrent / tt-forge
  Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…
  ☆59Updated this week
• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆94Updated 2 months ago
• gvsoc / gvsoc
  ☆19Updated this week
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆143Updated this week
• jaebaek / tenstorrent-tiny-examples
  Simple experiments on Tenstorrent GraySkull e75 chip
  ☆11Updated 9 months ago
• openhwgroup / corev-llvm-project
  ☆15Updated 10 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆20Updated 5 months ago
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆22Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆98Updated 3 weeks ago
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 5 months ago
• tenstorrent / tt-tvm
  TVM for Tenstorrent ASICs
  ☆23Updated this week
• tenstorrent / tt-xla
  Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.
  ☆17Updated this week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆39Updated 3 years ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆78Updated last year
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 3 weeks ago