tenstorrent / tensix-isa-simulatorLinks
☆28Updated 10 months ago
Alternatives and similar repositories for tensix-isa-simulator
Users that are interested in tensix-isa-simulator are comparing it to the libraries listed below
Sorting:
- Tenstorrent Kernel Module☆57Updated last week
- The TT-Forge ONNX is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their p…☆53Updated this week
- IREE plugin repository for the AMD AIE accelerator☆119Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆36Updated 5 years ago
- Tenstorrent MLIR compiler☆237Updated last week
- Example for running IREE in a bare-metal Arm environment.☆40Updated 6 months ago
- Buda Compiler Backend for Tenstorrent devices☆30Updated 9 months ago
- GPUOcelot: A dynamic compilation framework for PTX☆219Updated 11 months ago
- GPTPU for SC 2021☆52Updated 2 years ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆89Updated last week
- User-Mode Driver for Tenstorrent hardware☆36Updated this week
- ☆41Updated 3 months ago
- ☆122Updated this week
- TVM for Tenstorrent ASICs☆28Updated 4 months ago
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆198Updated 6 months ago
- ☆164Updated this week
- Conversions to MLIR EmitC☆134Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆141Updated this week
- Trying to figure various CPU things out☆92Updated this week
- Fork of LLVM to support AMD AIEngine processors☆187Updated this week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated last year
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆148Updated 2 weeks ago
- Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.☆51Updated this week
- The Riallto Open Source Project from AMD☆85Updated 9 months ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆138Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆105Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago