tenstorrent / tensix-isa-simulatorLinks
☆29Updated 4 months ago
Alternatives and similar repositories for tensix-isa-simulator
Users that are interested in tensix-isa-simulator are comparing it to the libraries listed below
Sorting:
- Tenstorrent MLIR compiler☆169Updated this week
- Tenstorrent Kernel Module☆47Updated this week
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆132Updated 7 months ago
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆48Updated this week
- Example for running IREE in a bare-metal Arm environment.☆38Updated last week
- IREE plugin repository for the AMD AIE accelerator☆100Updated this week
- Buda Compiler Backend for Tenstorrent devices☆30Updated 4 months ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆35Updated 4 years ago
- GPUOcelot: A dynamic compilation framework for PTX☆207Updated 6 months ago
- Fork of LLVM to support AMD AIEngine processors☆154Updated this week
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆22Updated 7 months ago
- Conversions to MLIR EmitC☆130Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- Lab assignments for the Agile Hardware Design course☆16Updated 2 months ago
- Trying to figure various CPU things out☆82Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆138Updated last week
- ☆89Updated this week
- TVM for Tenstorrent ASICs☆24Updated last week
- Unofficial description of the CUDA assembly (SASS) instruction sets.☆132Updated 3 weeks ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆71Updated last week
- The Riallto Open Source Project from AMD☆82Updated 3 months ago
- The University of Bristol HPC Simulation Engine☆99Updated 3 weeks ago
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- ☆17Updated last year
- GPTPU for SC 2021☆52Updated 2 years ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆94Updated last week
- Tutorial on building a gpu compiler backend in LLVM☆37Updated 6 months ago
- ☆103Updated last week
- A heterogeneous architecture timing model simulator.☆163Updated 7 months ago