open-s4c / vsyncerLinks
Verification and optimization tool for concurrent code
☆25Updated 3 months ago
Alternatives and similar repositories for vsyncer
Users that are interested in vsyncer are comparing it to the libraries listed below
Sorting:
- Generic model checker for concurrent C programs (mirror repository)☆158Updated 3 weeks ago
- A verified library of synchronization primitives and concurrent data structures☆38Updated last month
- UB-aware interpreter for LLVM debugging☆31Updated 3 weeks ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated last month
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆280Updated this week
- Rust RISC-V Virtual Machine☆109Updated 2 months ago
- SquirrelFS: A crash-consistent Rust file system for persistent memory (OSDI 24)☆63Updated 5 months ago
- A case for representing data collections and objects in the LLVM IR☆21Updated 2 weeks ago
- A translation validation framework for MLIR☆89Updated 7 months ago
- Always-Correct and Fast Incremental Builds from Simple Specifications☆90Updated last year
- rmem public repo☆48Updated 5 months ago
- A verification tool for many memory models☆103Updated this week
- Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …☆145Updated 5 years ago
- RedLeaf Operating System☆136Updated 3 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- FlexOS: Towards Flexible OS Isolation (ASPLOS'22) Artifact Evaluation Repository☆17Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆89Updated last week
- Loupe: Syscall Usage Analysis Tool☆40Updated last week
- A memory allocator verified with Verus☆23Updated 3 months ago
- ☆14Updated last year
- x86-64, ARM, and RVV intrinsics viewer☆66Updated last month
- Ocolos is the first online code layout optimization system for unmodified applications written in unmanaged languages.☆53Updated 4 months ago
- ☆33Updated 3 years ago
- An LLVM IR dataset for data-driven compiler optimization research☆69Updated this week
- Compiling finite generators to digital logic. WIP☆13Updated 5 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated last week
- ☆18Updated 2 years ago
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- simple snapshot-style integration testing for commands☆72Updated 5 months ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago