Lancern / mlir-gccjit
MLIR dialect for libgccjit
☆20Updated last month
Alternatives and similar repositories for mlir-gccjit:
Users that are interested in mlir-gccjit are comparing it to the libraries listed below
- UB-aware interpreter for LLVM debugging☆21Updated last week
- ☆58Updated 2 years ago
- Toy ELF dynlinker & interp☆10Updated 7 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Verification and optimization tool for concurrent code☆22Updated last month
- Some experiments with SMT solvers and GIMPLE IR☆72Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆36Updated 3 weeks ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Updated 2 years ago
- Some experiments with SMT solvers and GIMPLE IR☆36Updated last year
- ☆10Updated last year
- Seemlessly Migrate Process without boundary.☆25Updated 2 weeks ago
- ☆9Updated 5 months ago
- An LLVM IR dataset for data-driven compiler optimization research☆30Updated this week
- Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆15Updated 3 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆35Updated last year
- Booting multi-processors on x86 bare-metal.☆11Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆20Updated last month
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- A 3d printed case design for Lichee Pi 4A☆12Updated last year
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- An unofficial guide to contributing to GCC, aimed at newbies☆112Updated 3 months ago
- InstLatX64_Demo☆41Updated this week
- PoC LoongArch - RISC-V emulator☆30Updated last year
- A Rust style C++ library.☆19Updated 2 years ago
- An unofficial reference implementation of the C Minus Minus Compiler☆51Updated 4 months ago
- Fork of LLVM adding CHERI support☆50Updated this week
- Apple Silicon TSO Enabler for Linux☆16Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 2 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆44Updated this week