ParCoreLab / ReuseTrackerLinks
A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.
☆20Updated 2 years ago
Alternatives and similar repositories for ReuseTracker
Users that are interested in ReuseTracker are comparing it to the libraries listed below
Sorting:
- Ocolos is the first online code layout optimization system for unmodified applications written in unmanaged languages.☆53Updated 5 months ago
- CUDAAdvisor: a GPU profiling tool☆51Updated 7 years ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆30Updated 6 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Collaborative Parallelization Framework (CPF)☆32Updated 2 years ago
- ☆65Updated 6 years ago
- ☆31Updated 2 years ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆42Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- A GPU FP32 computation method with Tensor Cores.☆22Updated 3 years ago
- A compiler to automatically transform applications into disaggregated memory apps.☆16Updated 2 years ago
- Performance Prediction Toolkit☆54Updated 2 months ago
- Unit benchmarks of CUDA event APIs.☆17Updated last year
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- ☆63Updated last year
- User-space Page Management☆111Updated last year
- ☆18Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- ☆46Updated 8 years ago
- ☆40Updated 3 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆21Updated last year
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago
- Tutorial for LLVM Dev Conference 2019.☆15Updated 6 years ago
- A user level library for applications to transparently use Intel DSA.☆38Updated 2 weeks ago
- ☆54Updated 6 years ago
- the Stanford Transactional Applications for Multi-Processing; a benchmark suite for transactional memory research☆44Updated 4 years ago