ParCoreLab / ReuseTrackerLinks
A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.
☆21Updated 2 years ago
Alternatives and similar repositories for ReuseTracker
Users that are interested in ReuseTracker are comparing it to the libraries listed below
Sorting:
- CUDAAdvisor: a GPU profiling tool☆51Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- Ocolos is the first online code layout optimization system for unmodified applications written in unmanaged languages.☆53Updated 5 months ago
- ☆68Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- Collaborative Parallelization Framework (CPF)☆31Updated 2 years ago
- Unit benchmarks of CUDA event APIs.☆17Updated last year
- ☆46Updated 8 years ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆43Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆126Updated 2 weeks ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆29Updated 6 years ago
- ☆40Updated 3 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆21Updated last year
- A GPU FP32 computation method with Tensor Cores.☆23Updated 2 weeks ago
- A user level library for applications to transparently use Intel DSA.☆39Updated last month
- User-space Page Management☆111Updated last year
- ☆63Updated last year
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- ☆31Updated 3 years ago
- Performance Prediction Toolkit☆54Updated 3 months ago
- A translation validation framework for MLIR☆89Updated 9 months ago
- My notes on various HPC papers.☆24Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- GPU Performance Advisor☆65Updated 3 years ago
- CERE: Codelet Extractor and REplayer☆40Updated 2 years ago
- Updated C version of the Test Suite for Vectorising Compilers☆70Updated last year
- Stencil Probe - a stencil microbenchmark☆30Updated 12 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆61Updated last year