Schematic symbol libraries for FPGAs & microcontrollers.
☆110Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for KiCad-Schematic-Symbol-Libraries
Users that are interested in KiCad-Schematic-Symbol-Libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A KiCad wizard to assist you in making footprints for chips having pins around the edges (SOICs, QFPs, etc.) and ball grid arrays (BGAs)☆37Jun 4, 2019Updated 6 years ago
- Python package for generating multi-unit schematic symbols for KiCad from a CSV file.☆193Mar 18, 2026Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- FPGA-based handheld console that plays games from Gameboy cartridges☆12Dec 23, 2021Updated 4 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Apr 19, 2022Updated 3 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆24Nov 13, 2015Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Footprints, Symbols, and 3D Models for KiCad☆12Feb 21, 2024Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 2 months ago
- Python scripts for KiCad☆11Mar 21, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- VHDL library 4 FPGAs☆185Updated this week
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 4 years ago
- Example projects/code for the OrangeCrab☆109May 7, 2024Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- KiCad library for all Tinkerforge hardware projects (Bricks, Bricklets etc.)☆127Mar 6, 2026Updated 3 weeks ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Software GPS receiver for ESP32☆52Mar 6, 2024Updated 2 years ago
- List of FPGA Lattice boards using open tools☆350Jun 22, 2025Updated 9 months ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago