blue7wings / clash-tunLinks
在Linux环境中设置clash tun模式,以便达到全局代理的功能
☆18Updated 3 years ago
Alternatives and similar repositories for clash-tun
Users that are interested in clash-tun are comparing it to the libraries listed below
Sorting:
- 校园网深澜认证Python 脚本,支持Docker 旨在方便同学们的日常使用。默认国科大UCAS,其他学校也可以使用。☆75Updated last year
- ☆24Updated last year
- A fork of Xiangshan for AI☆28Updated last week
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆27Updated 2 years ago
- ☆30Updated 7 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆93Updated 11 months ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆24Updated 2 weeks ago
- 《计算机设计与实践》测试框架☆17Updated 3 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13Updated last year
- 为嵌入式设备设计的最小化华中科技大学校园网络认证工具☆164Updated 9 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 2 years ago
- 在服务器上运行easyconnect并建立socks5代理,实现win电脑上免安装easyconnect访问校园内网。☆75Updated 3 years ago
- 给NEMU移植Linux Kernel!☆18Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- ☆138Updated last month
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Updated 2 years ago
- nscscc2024,HPU河南理工大学参赛作品,两仪处理器☆11Updated last year
- 支持Github托管自动学习的上海地区青年大学习自动学习脚本,青春上海;无需访问微信,无需任何多余的操作即可实现自动完成青年大学习(上海地区)☆71Updated last year
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆29Updated 4 months ago
- 重庆大学硬件综合设计课程实验文档☆39Updated last month
- Build mini linux for your own RISC-V emulator!☆21Updated last year
- Documentation for YatCPU☆52Updated last year
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆81Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- An exquisite superscalar RV32GC processor.☆160Updated 8 months ago
- CQU Dual Issue Machine☆37Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 3 years ago
- ☆51Updated 5 years ago
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛(龙芯杯)团队赛二等奖作品☆20Updated last year
- ☆35Updated 2 years ago