Alternatives and similar repositories for cs61c-labs

Users that are interested in cs61c-labs are comparing it to the libraries listed below

• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated 2 months ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 5 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆49Updated 5 years ago
• Maecenas / ICS-15213-CSAPP3e-CMU
  Build Environment And Lab Assignments of the Introduction to Computer Systems course, CMU 15-213 dated 2015 Fall
  ☆152Updated 5 years ago
• computer-networks / project-1
  CMU 15-441/641 Project 1
  ☆20Updated 3 years ago
• HITSZ-CDP / cdp-tests
  《计算机设计与实践》测试框架
  ☆18Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• wangrunji0408 / UndergraduateProjects
  A collection of my undergraduate projects
  ☆90Updated last year
• 61c-teach / sp22-lab-starter
  ☆13Updated 3 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• FDUCSLG / OS-2020Fall-FDU
  Course Website for OS 2020 Fall at Fudan University
  ☆21Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• weijunji / xv6-6.S081
  Lab of 6.S081 / Fall 2020
  ☆83Updated 4 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 4 years ago
• ammubhave / 6.823-lab
  6.823 Advanced Computer Architecture Lab
  ☆13Updated 8 years ago
• NJU-ProjectN / nexus-am
  ☆24Updated 5 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆61Updated 5 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• chyyuu / compiler_course_info
  compiler course info
  ☆248Updated last year
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆51Updated last year
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆118Updated 10 months ago
• oscomp / 2021oscomp-best-kernel-design-impl
  2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高
  ☆48Updated 3 years ago
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• MashPlant / db
  A database management system implemented in Rust from scratch.
  ☆22Updated 3 years ago