UoS-EEC / fused
Fused: Full-System Simulation of Energy-Driven Computers
☆14Updated 3 years ago
Alternatives and similar repositories for fused:
Users that are interested in fused are comparing it to the libraries listed below
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆63Updated 2 years ago
- RISC-V Virtual Prototype☆42Updated 3 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Updated 4 years ago
- Extendable Translating Instruction Set Simulator☆29Updated 2 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated 2 months ago
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Spen's Official OpenOCD Mirror☆48Updated last month
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- ☆69Updated last month
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆22Updated this week
- RISC-V soft-core PEs for TaPaSCo☆18Updated 10 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆64Updated 9 months ago
- A Tcl-Library for scripted HDL generation☆16Updated 11 months ago
- RISC-V SST CPU Component☆22Updated 2 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆75Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- Architect's workbench☆9Updated 8 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- gdb python scripts for SystemC design introspection and tracing☆32Updated 6 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆151Updated this week
- Qbox☆50Updated this week