UoS-EEC / fused

Related projects ⓘ

Alternatives and complementary repositories for fused

• impedimentToProgress / thumbulator
  Cycle-accurate ARMv6-M simulator
  ☆13Updated 6 years ago
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆59Updated last year
• tacle / tacle-bench
  TACLe Benchmarks
  ☆41Updated 2 weeks ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆69Updated 3 months ago
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆131Updated 5 months ago
• machineware-gmbh / vcml
  A modeling library with virtual components for SystemC and TLM simulators
  ☆135Updated this week
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆146Updated 10 months ago
• embench / embench-iot
  The main Embench repository
  ☆258Updated 2 months ago
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆29Updated 3 weeks ago
• dcblack / ModernSystemC
  Example code for Modern SystemC using Modern C++
  ☆58Updated 2 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• agra-uni-bremen / riscv-freertos
  FreeRTOS port for the RISC-V Virtual Prototype
  ☆14Updated 4 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆112Updated last year
• tactcomplabs / rev
  RISC-V SST CPU Component
  ☆20Updated last week
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆103Updated 4 months ago
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆39Updated 5 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆36Updated 3 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆84Updated last year
• Minres / SystemC-Components
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆94Updated this week
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆201Updated 3 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆96Updated 6 years ago
• nakane1chome / modern-cxx-riscv
  Baremetal RISC-V examples with modern C++
  ☆17Updated 2 years ago
• Digilent / digilent-vivado-scripts
  ☆63Updated 4 months ago
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆26Updated 4 years ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆76Updated 2 months ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆62Updated 4 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 8 months ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆83Updated 5 years ago
• chipsalliance / VeeR-ISS
  ☆122Updated last year
• pulp-platform / pulp-sdk
  ☆100Updated 9 months ago