ThinkOpenly / sailLinks
Sail architecture definition language
☆12Updated 4 months ago
Alternatives and similar repositories for sail
Users that are interested in sail are comparing it to the libraries listed below
Sorting:
- ☆12Updated last month
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- RISC-V SST CPU Component☆24Updated last week
- Readings in Computer Architectures☆17Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- ☆11Updated last week
- ☆41Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆15Updated 3 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- The official repository for the gem5 resources sources.☆72Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- ☆15Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆15Updated 8 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 11 months ago
- ☆20Updated 3 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆25Updated last month