ThinkOpenly / sailLinks
Sail architecture definition language
☆12Updated last year
Alternatives and similar repositories for sail
Users that are interested in sail are comparing it to the libraries listed below
Sorting:
- RISC-V SST CPU Component☆24Updated 2 weeks ago
- ☆14Updated this week
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆109Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆206Updated 2 weeks ago
- ☆15Updated 3 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- The University of Bristol HPC Simulation Engine☆104Updated 5 months ago
- Xtext project to parse CoreDSL files☆24Updated 3 months ago
- An open-source Simulation Trace Format specification☆15Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆52Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆118Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- The official repository for the gem5 resources sources.☆80Updated 3 weeks ago
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆25Updated last month
- Qemu tracing plugin using SimPoints☆17Updated last year
- high-performance RTL simulator☆186Updated last year