Alternatives and similar repositories for CS202-CS214-Computer-Organization-Project

Users that are interested in CS202-CS214-Computer-Organization-Project are comparing it to the libraries listed below

• YanWQ-monad / SUSTech_CS202_Project-CPU
  SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.
  ☆34Updated 2 years ago
• RogerDTZ / EGO1-Piano
  ☆14Updated 4 years ago
• dtcxzyw / cmmc
  An unofficial reference implementation of the C Minus Minus Compiler
  ☆70Updated last year
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆119Updated last year
• AdUhTkJm / sysy-competition
  The SysY compiler competition. A backup before official path gets set up.
  ☆47Updated 5 months ago
• pku-minic / koopa
  Library for generating/parsing/optimizing Koopa IR.
  ☆145Updated last month
• zhouyangye1076 / zyy_blogs
  周杨叶的blog
  ☆19Updated 4 months ago
• GZTimeWalker / GGOS
  GZTime's GGOS for OS course project.
  ☆47Updated 5 months ago
• Jayfeather233 / shinxbot2
  A QQ bot with lots of functions
  ☆27Updated 2 weeks ago
• octcarp-courses / SUSTech_CS208-Algorithm_S23_Works
  (1120/1100) Labs of CS208 2023 Spring: Algorithm Design and Analysis (ADA), SUSTech. Taught by Prof. Yuhui SHI.
  ☆11Updated 2 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆68Updated last month
• icsnju / visualinux
  A visualized debugging framework to aid in understanding the Linux kernel.
  ☆211Updated 2 months ago
• GuTaoZi / SUSTech-thesis-typst
  Typst template for theses in Southern University of Science and Technology (SUSTech).
  ☆29Updated 8 months ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆19Updated 3 years ago
• TonyCrane / CraneCPU
  RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)
  ☆14Updated 2 years ago
• hpcgame / hpcgame_1st_problems
  Repository for HPCGame 1st Problems.
  ☆70Updated 2 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆92Updated last year
• HITSZ-CDP / cdp-tests
  《计算机设计与实践》测试框架
  ☆17Updated 3 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆146Updated 4 years ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆109Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 4 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆63Updated last year
• GZTimeWalker / tomasulo-sim
  A simple tomasulo simulator written in Rust for the course Computer Architecture.
  ☆14Updated 3 years ago
• LunaQu4kez / SUSTech_CS202_MineCPU
  SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU
  ☆25Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated this week
• Gralerfics / FmcPGA
  A pseudo Minecraft game running on Artix-7 FPGA in VHDL. Also the final project for SUSTech EE332-Digital-System-Designing.
  ☆92Updated 2 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year