FeiWANG-SJTU / DPGALinks
☆17Updated last year
Alternatives and similar repositories for DPGA
Users that are interested in DPGA are comparing it to the libraries listed below
Sorting:
- DNA storage for nanopore sequencing using convolutional coding and basecaller-decoder integration☆22Updated 2 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Updated 3 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- Tiny Tapeout GDS Online Viewer☆21Updated 2 months ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- DIY scanning tunneling microscope (STM)☆79Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- A repo for creating an open source electrochemical oligo pool chip☆24Updated last year
- GateKeeper: Fast Alignment Filter for DNA Short Read Mapping☆21Updated 6 years ago
- ☆122Updated 2 years ago
- Open Source AES☆31Updated 2 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Review, test and development of open source hardware approaches to microfluidic research equipment and ultra-high throughput bio-experime…☆39Updated 2 weeks ago
- ☆55Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Updated 4 years ago
- ☆173Updated 2 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- ☆59Updated 5 months ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆87Updated 11 months ago
- Raptor end-to-end FPGA Compiler and GUI☆91Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆278Updated 8 months ago
- Python implementation of Varshamov-Tenengolts codes for correction of single insertion/deletion errors☆12Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Updated 4 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆224Updated 9 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆210Updated 3 weeks ago
- ☆102Updated 3 years ago
- Pocket size USB powered PCR Thermo Cycler☆161Updated 5 years ago