Alternatives and similar repositories for DPGA:

Users that are interested in DPGA are comparing it to the libraries listed below

• google / sky90fd-pdk
  ☆109Updated last year
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆18Updated 10 months ago
• zachbe / digial-ising
  An all-digital, ring-oscillator-based Ising solver.
  ☆17Updated 9 months ago
• chipsalliance / silicon-notebooks
  ☆165Updated last year
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 10 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆54Updated 2 years ago
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆49Updated 2 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 3 years ago
• kiwih / qtcore-C1
  ☆44Updated last year
• TinyTapeout / tt08-verilog-template
  Submission template for Tiny Tapeout 8 - Verilog HDL Projects
  ☆15Updated 7 months ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆29Updated 3 weeks ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆82Updated last month
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆16Updated 3 years ago
• stineje / sky130_cds
  This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…
  ☆20Updated last year
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆37Updated 6 months ago
• TinyTapeout / tinytapeout-02
  TinyTapeout-02 submission repository
  ☆27Updated 11 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆136Updated last year
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆39Updated last month
• mattvenn / fpga-fft
  ☆13Updated 4 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆63Updated last week
• sfmth / OpenSpike
  Fully opensource spiking neural network accelerator
  ☆138Updated 2 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆30Updated 4 years ago
• efabless / caravel_mgmt_soc_litex
  https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
  ☆27Updated last month
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆33Updated 4 months ago
• bitflippersanonymous / fpga-camera
  FPGA digital camera controller and frame capture device in VHDL
  ☆15Updated 12 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆47Updated 2 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆21Updated 3 years ago
• The-OpenROAD-Project / asap5
  ☆21Updated 2 years ago