CVC4 / CVC4-archivedLinks
CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems.
☆21Updated 4 years ago
Alternatives and similar repositories for CVC4-archived
Users that are interested in CVC4-archived are comparing it to the libraries listed below
Sorting:
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆137Updated 2 weeks ago
- Files and tools for SMT-COMP, the International Satisfiability Modulo Theories Competition.☆32Updated 10 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- ☆50Updated last year
- ☆24Updated last month
- Bit-bLAsting solving Non-linear integer constraints.☆22Updated 6 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- A Flexible and Efficient Proof Checker for SMT Solvers☆26Updated last month
- A Fast Floating-Point Satisfiability Solver☆28Updated 5 months ago
- TriCera: a model checker for C programs☆26Updated 3 weeks ago
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Updated 2 years ago
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆299Updated last week
- Information about verification tools. Browse the data at https://slebok.github.io/proverb/☆32Updated 2 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Updated 9 years ago
- Solver for Constrained Horn Clauses☆47Updated this week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 6 months ago
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆56Updated 9 years ago
- Approximate Model Counter☆82Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Updated last year
- ☆35Updated 5 months ago
- DIG is a numerical invariant generation tool. It infers program invariants or properties over (i) program execution traces or (ii) progra…☆56Updated 7 months ago
- IC3PO: IC3 for Proving Protocol Properties☆28Updated last year
- AE-solver and Skolemizer☆17Updated last year
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆25Updated last year
- The opensmt solver☆91Updated last week
- Synthesis of loop-free programs☆23Updated last week
- Generates loop invariants for program verification☆63Updated 4 years ago
- Recent papers related to hardware formal verification.☆75Updated 2 years ago