Alternatives and similar repositories for kevlar

Users that are interested in kevlar are comparing it to the libraries listed below

• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated last year
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆61Updated 9 months ago
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆92Updated last year
• Phantom1003 / QARMA64
  QARMA block cipher in C
  ☆30Updated 2 years ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆113Updated 10 months ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆75Updated last year
• trailofbits / LeftoverLocalsRelease
  The public release of LeftoverLocals code
  ☆66Updated last year
• koreacsl / SysBumps
  ☆26Updated 4 months ago
• badramattack / badram
  ☆57Updated 3 months ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆17Updated 11 months ago
• cispa / regcheck
  Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)
  ☆15Updated last year
• vusec / slam
  Spectre based on Linear Address Masking
  ☆69Updated last year
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆16Updated this week
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• CENSUS / masked-aes-c
  Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks
  ☆37Updated 4 years ago
• chrysh / riscv_exploitation
  Collection of RISC-V exploits
  ☆30Updated 5 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• 0xADE1A1DE / Rosita
  ☆16Updated 2 years ago
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• itewqq / SGX-PTE-SPY
  A migration for the page table entry based side-channel attack agains SGX enclaves.
  ☆16Updated 3 months ago
• HexHive / GlobalConfusion
  TrustZone Trusted Application 0-Days by Design
  ☆20Updated 3 weeks ago
• emproof-com / webinars
  ☆28Updated 4 months ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆36Updated 2 years ago
• AsmOptC-RiscV / Assembly-Optimized-C-RiscV
  ☆15Updated 4 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆19Updated 3 months ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆12Updated last year
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆67Updated 2 months ago
• newaetech / chipwhisperer-husky-fpga
  FPGA design and test files for ChipWhisperer-Husky.
  ☆16Updated this week
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆22Updated last year