Alternatives and similar repositories for Circuit-Completion-Using-GNNs

Users that are interested in Circuit-Completion-Using-GNNs are comparing it to the libraries listed below

• kouroshHakha / bagnet_ngspice
  ☆18Updated 3 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆18Updated 2 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆82Updated 2 years ago
• baloneymath / AncstrGNN
  ☆18Updated 4 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆16Updated 2 years ago
• kouroshHakha / circuit-fewshot-code
  ☆14Updated 3 years ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆75Updated 7 months ago
• laiyao1 / AnalogCoder
  ☆123Updated 3 weeks ago
• chenweiphd / HDLGPT
  ☆11Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆46Updated last year
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆129Updated 2 years ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆38Updated last year
• scale-lab / EDAonCloud
  Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)
  ☆11Updated 4 years ago
• hehaodele / circuit-gnn
  [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
  ☆114Updated 2 years ago
• aspdac-submission-pcb-layout / PCBBenchmarks
  ☆24Updated 5 years ago
• AvestimehrResearchGroup / AICircuit
  The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
  ☆80Updated last year
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆32Updated 10 years ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆56Updated 2 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆48Updated last year
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆31Updated this week
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆26Updated last year
• TILOS-AI-Institute / DEHNN
  Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation
  ☆14Updated 5 months ago
• CODA-Team / AnalogGym
  ☆74Updated 3 months ago
• choltz95 / pcb-placement
  ☆14Updated 2 years ago
• OSCC-Project / AiEDA
  RTL-to-Vector-to-GDS
  ☆60Updated 2 months ago
• MIRALab-USTC / AI4LogicSynthesis-PruneX
  ☆10Updated 2 years ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• NVlabs / CircuitOps
  ☆97Updated 7 months ago
• laiyao1 / ChiPFormer
  The release for ICML 2023 paper
  ☆52Updated last year
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆15Updated 3 years ago