Anwar-Said / Circuit-Completion-Using-GNNsLinks
Source code and datasets for Circuit Design Completion using GNNs paper
☆10Updated 2 years ago
Alternatives and similar repositories for Circuit-Completion-Using-GNNs
Users that are interested in Circuit-Completion-Using-GNNs are comparing it to the libraries listed below
Sorting:
- ☆14Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- ☆17Updated 3 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆69Updated 2 years ago
- ☆10Updated 2 years ago
- ☆17Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆67Updated 3 months ago
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- RTL-to-Vector-to-GDS☆18Updated this week
- Artificial Netlist Generator☆43Updated last year
- OpenROAD's Chatbot Assistant☆21Updated this week
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆111Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆125Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- The release for ICML 2023 paper☆47Updated last year
- Datasets for EDA LLM research☆33Updated 8 months ago
- ☆91Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆31Updated 4 months ago
- A Design Rule Checker with GPU Acceleration☆56Updated 2 years ago
- ☆61Updated 3 weeks ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆23Updated 2 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆13Updated last month
- ☆31Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- ☆85Updated last month
- ☆46Updated 2 years ago
- PACT: A Parallel Compact Thermal Simulator☆56Updated 3 weeks ago
- ☆31Updated 3 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago