intel / DTOLinks
A user level library for applications to transparently use Intel DSA.
☆42Updated 2 weeks ago
Alternatives and similar repositories for DTO
Users that are interested in DTO are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- ☆28Updated 7 months ago
- Accel-config / libaccel-config☆71Updated 6 months ago
- A Progam-Behavior-Guided Far Memory System☆35Updated 2 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆21Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆34Updated last year
- A Memory-Disaggregated Managed Runtime.☆67Updated 4 years ago
- ☆20Updated 4 months ago
- Heterogeneous Memory Software Development Kit☆92Updated last month
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆78Updated 9 months ago
- Artifacts for our ASPLOS'23 paper dRAID☆29Updated 2 years ago
- ScalaCache: Scalable User-Space Page Cache Management with Software-Hardware Coordination (USENIX ATC'24)☆16Updated last year
- Artifact package for CBMM paper (ATC'22)☆11Updated 3 years ago
- OSDI'24 Nomad implementation☆55Updated 6 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- https://rs3lab.github.io/SynCord/☆26Updated 3 years ago
- Persistent Memory Test Suite☆15Updated 5 years ago
- ☆26Updated 3 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆37Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆49Updated 3 years ago
- Deduplication over dis-aggregated memory for Serverless Computing☆14Updated 3 years ago
- Intel® Data Mover Library (Intel® DML)☆97Updated 10 months ago
- A User-Transparent Block Cache Enabling High-Performance Out-of-Core Processing with In-Memory Programs☆76Updated last month
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆20Updated 2 years ago
- Bypassd is a novel I/O architecture that provides low latency access to shared SSDs.☆23Updated 8 months ago
- LineFS: Efficient SmartNIC Offload of a Distributed File System with Pipeline Parallelism☆89Updated 4 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆25Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆62Updated 3 years ago
- ☆21Updated 4 years ago