sina2266 / Quantum-Computing-MultiplierLinks
A new proposed architecture of multiplication in quantum computing (and also contains more than 20 quantum gates library in reversible circuit)
☆20Updated 2 years ago
Alternatives and similar repositories for Quantum-Computing-Multiplier
Users that are interested in Quantum-Computing-Multiplier are comparing it to the libraries listed below
Sorting:
- ☆12Updated last year
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Updated 3 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Updated 3 years ago
- Basic Circuits in Logisim☆10Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Updated 7 years ago
- Repository containing the DSP gateware cores☆14Updated 3 weeks ago
- Dual-core 16-bit RISC processor☆11Updated last year
- A Y86-64 processor implemented using Verilog☆16Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 13 years ago
- ☆17Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- A tool for modeling FSMs by VHDL or Verilog☆11Updated last week
- USB 1.1 Device IP Core☆21Updated 8 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Updated 5 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- ☆10Updated 9 years ago
- An optimized pipelined MIPS CPU written in VHDL☆10Updated 10 years ago
- ☆10Updated 5 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- ☆12Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Updated 9 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Updated 3 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆10Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 6 years ago
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- ☆12Updated 5 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆13Updated last year