Verilog Package for Sublime Text 2/3
☆23Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for sublime-verilog
Users that are interested in sublime-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆17Dec 12, 2016Updated 9 years ago
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆24Jan 25, 2021Updated 5 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆33Aug 14, 2020Updated 6 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆12Aug 30, 2022Updated 4 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- ☆13Jan 5, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Jun 6, 2019Updated 7 years ago
- C++ Drivers for STM☆10Mar 3, 2019Updated 7 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- Weber State University Senior Project - (Optical Frequency Domain Reflectometry)☆15Feb 28, 2024Updated 2 years ago
- An Ethernet to SPI converter using 7400-series ICs☆69Dec 6, 2022Updated 3 years ago
- An Arduino based project to convert a broken ZX Spectrum computer in to a USB keyboard.☆12Mar 10, 2015Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 12 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- A tool for reading, displaying and saving data from the NanoVNA☆11Jan 17, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simulation of a Brushless DC Motor☆12Jan 7, 2017Updated 9 years ago
- ARM Trusted Firmware☆36Aug 14, 2026Updated 2 weeks ago
- A usb FPGA board based Logic analyzer （逻辑分析仪）☆17Nov 14, 2022Updated 3 years ago
- Demo for Melexis MLX90640 sensor using mikromedia 7 for STM32F7☆19Dec 9, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- RS-485 / CDBUS JPEG Camera☆19Aug 6, 2026Updated 3 weeks ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Arduino Based Simple Closed Loop Motor Control library☆14Oct 7, 2020Updated 5 years ago
- STM32 Driver MLX90640 IR Sensor☆16Dec 22, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- A four-channel narrowband SDR receiver based around the Mirics MSi001, MAX11131 and FX2LP.☆16Jan 1, 2021Updated 5 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- Hardware design files for BLDC servo controller☆14Sep 24, 2022Updated 3 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago