Verilog Package for Sublime Text 2/3
☆23Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for sublime-verilog
Users that are interested in sublime-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆17Dec 12, 2016Updated 9 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- A helper document about the Alloy specification language☆10Dec 3, 2018Updated 7 years ago
- Sublimerge is a Sublime Text 2 plugin which allows to diff and merge files DIRECTLY in the editor using graphical interface for that purp…☆16Dec 4, 2012Updated 13 years ago
- A Sublime Editor plugin that can display RTL content correctly☆11Jun 13, 2021Updated 5 years ago
- High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board☆18Apr 17, 2020Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Reverse engineering of the CATC USB Chief driver☆15Dec 26, 2025Updated 10 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆13Aug 30, 2022Updated 4 years ago
- BPI-EAI80 AIoT board use Edgeless EAI80 chip design☆16Dec 26, 2022Updated 3 years ago
- python_learning☆16May 18, 2022Updated 4 years ago
- Gitignore plugin for Sublime Text 2 and 3☆12Aug 6, 2020Updated 6 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- ☆13Jan 5, 2014Updated 12 years ago
- Bidirectional typesetting in plain TeX and LaTeX, using XeTeX☆11May 19, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Allows USB printing to Panasonic KX-R/RK-T/RK-H typewriters, KX-W word processors, and KX-W55 printer. Emulates KX-R60 (working) and RP-K…☆16Mar 11, 2025Updated last year
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- ☆12Jun 6, 2019Updated 7 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆10Jul 1, 2024Updated 2 years ago
- websocket☆10Jul 5, 2018Updated 8 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- Proof of concept prototype to perform distributed training using BVLC/caffe, based on a parameter server implementation using MPI. Data p…☆13May 7, 2015Updated 11 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Dec 22, 2015Updated 10 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 8 years ago
- SublimeText plugin to diff your clipboard against the current selection☆12Sep 28, 2016Updated 10 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆20Dec 2, 2020Updated 5 years ago