GigayasaWireless / 5G-on-SDRs
An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Toolkit and SDRs.
☆11Updated 8 months ago
Alternatives and similar repositories for 5G-on-SDRs:
Users that are interested in 5G-on-SDRs are comparing it to the libraries listed below
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆17Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Hands on labs for the ADALM Pluto SDR☆59Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- Docker image for GNU Radio with ADALM-PLUTO SDR☆15Updated 6 years ago
- Turning cheap(ish) Pluto-SDR receivers into passive radar sensors☆16Updated 7 months ago
- MATLAB toolbox for ADI high speed converter products☆19Updated this week
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Repository containing the DSP gateware cores☆12Updated 3 months ago
- Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR☆13Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆59Updated last month
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆50Updated last month
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆70Updated 6 months ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆23Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- File Transfer with ADALM Pluto SDR☆27Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆32Updated 4 years ago
- GNURadio TCP/UDP source and sink blocks rewritten in C++/Boost. UDP block has header/crc options available as well.☆34Updated last year
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 5 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆12Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week