Alternatives and similar repositories for riscv-pke

Users that are interested in riscv-pke are comparing it to the libraries listed below

• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• Enter-tainer / simplerv
  ☆15Updated last year
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆60Updated 2 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• heptagonhust / about
  华科七边形，欢迎各位朋友的指导与交流。
  ☆29Updated 7 months ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 3 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last month
• oscomp / 2021oscomp-best-kernel-design-impl
  2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高
  ☆48Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆36Updated 3 years ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated 3 months ago
• luooofan / hblzbd_compiler
  A toy compiler that translates SysY (a subset of C language) into ARMv7a assembly.
  ☆12Updated 3 years ago
• Enter-tainer / tetris
  在自制 RISC-V CPU 和 x86 上运行的现代俄罗斯方块 / Modern tetris that runs on self-made RISC-V CPU and x86 machines.
  ☆19Updated 2 years ago
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆38Updated 2 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆48Updated last year
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆51Updated last year
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• sunshaoce / rvcc-course
  ☆89Updated last year
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆47Updated 5 years ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• LearningOS / rCore-Tutorial-Code-2023S
  Let's write an OS which can run on RISC-V in Rust from scratch!
  ☆16Updated last year
• NJU-ProjectN / navy-apps
  ☆14Updated last month
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆11Updated 3 years ago
• nkgongxl / ucoreonrv
  ☆50Updated 4 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• NJU-ProjectN / fceux-am
  ☆97Updated 7 months ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year