Alternatives and similar repositories for riscv-pke:

Users that are interested in riscv-pke are comparing it to the libraries listed below

• Enter-tainer / simplerv
  ☆15Updated last year
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• Enter-tainer / tetris
  在自制 RISC-V CPU 和 x86 上运行的现代俄罗斯方块 / Modern tetris that runs on self-made RISC-V CPU and x86 machines.
  ☆19Updated 2 years ago
• hustrlee / HUST-Verilog-Course
  华中科技大学计算机学院 Verilog 语言课程
  ☆49Updated 3 years ago
• oscomp / proj28-3RMM
  一个可靠、健壮、实时的内存分配器，支持内存冗余，抗单粒子翻转。
  ☆19Updated last year
• likmin / ics2019
  南京大学nemu，基于riscv32架构，目前进度PA3
  ☆20Updated 4 years ago
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆35Updated 2 months ago
• heptagonhust / about
  华科七边形，欢迎各位朋友的指导与交流。
  ☆29Updated 3 months ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆133Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• SKTT1Ryze / xv6-k210
  Porting xv6-riscv on k210
  ☆19Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• LearningOS / oscomp-kernel-training
  ☆47Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆33Updated 3 years ago
• zxc479773533 / HUST-Verilog-Labs
  HUST Verilog Labs 2018 and Digital logic labs 2018
  ☆17Updated 6 years ago
• oscomp / 2021oscomp-best-kernel-design-impl
  2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高
  ☆47Updated 3 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• luooofan / hblzbd_compiler
  A toy compiler that translates SysY (a subset of C language) into ARMv7a assembly.
  ☆12Updated 3 years ago
• SKTT1Ryze / Daily_Of_CCC
  CCC从2020年清华操作系统夏令营到2021年操作系统比赛结束的一段旅途的日志记录
  ☆20Updated 3 years ago
• oscomp / testsuits-for-oskernel
  ☆100Updated this week
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆111Updated 3 months ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆49Updated last year
• MashPlant / lalr1
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Updated 2 years ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆19Updated 4 years ago