jeffwheeler / brd_parser
Parse .brd files generated by Allegro
☆22Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for brd_parser
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- ☆43Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- ☆20Updated 2 years ago
- Template Verilator project for beginners☆12Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream