flogosec / qemu-avr32Links
The first AVR32 impelmentation for QEMU
☆45Updated last year
Alternatives and similar repositories for qemu-avr32
Users that are interested in qemu-avr32 are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 3 weeks ago
- CoreSight trace stream decoder developed openly☆176Updated last month
- Coresight Access Library☆129Updated last month
- ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…☆55Updated 9 months ago
- ☆87Updated 2 years ago
- SyzTrust's main repository. Start here to install.☆17Updated last year
- ☆100Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆15Updated 3 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 3 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- A flush-reload side channel attack implementation☆54Updated 3 years ago
- ☆117Updated 3 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆69Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 8 months ago
- Student Starter Code for Secure Hardware Design at MIT☆80Updated last year
- An open-source deterministic fault attack simulator prototype☆62Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆61Updated 6 months ago
- ☆47Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 7 months ago
- ☆22Updated 5 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆25Updated 2 weeks ago
- Website and PoC collection for transient execution attacks☆192Updated last year
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated 2 years ago
- ☆14Updated 3 years ago
- ☆163Updated 4 years ago
- Repository for monolithic firmware blobs☆87Updated 3 years ago