ferry-hhh / CXL-DMSimLinks
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
☆86Updated 5 months ago
Alternatives and similar repositories for CXL-DMSim
Users that are interested in CXL-DMSim are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated last year
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆166Updated this week
- ☆72Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated last month
- A Full-System Simulator for CXL-Based SSD Memory System☆31Updated 8 months ago
- ☆29Updated 2 years ago
- ☆16Updated last year
- ☆109Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆49Updated last year
- ☆40Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆26Updated 6 months ago
- this is a repository based on gem5 and aims to be modified for CXL☆24Updated 2 years ago
- A Cycle-level simulator for M2NDP☆30Updated 3 weeks ago
- OSDI'24 Nomad implementation☆48Updated last month
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆47Updated 8 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated last month
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆29Updated last year
- ☆30Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆78Updated 6 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆51Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆88Updated 4 months ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 7 months ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- Tiered memory management☆81Updated last week
- ☆20Updated 2 years ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆207Updated 10 months ago