ferry-hhh / CXL-DMSim
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
☆55Updated 2 weeks ago
Alternatives and similar repositories for CXL-DMSim:
Users that are interested in CXL-DMSim are comparing it to the libraries listed below
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 7 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated 11 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆43Updated 7 months ago
- ☆66Updated last year
- A place to store the CXL simulator☆144Updated last week
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆22Updated last week
- A Cycle-level simulator for M2NDP☆24Updated 3 months ago
- ☆24Updated last year
- ☆29Updated 4 years ago
- ☆12Updated 6 months ago
- ☆36Updated last year
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆45Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆28Updated 2 weeks ago
- ☆92Updated last year
- The Artifact Evaluation Version of SOSP Paper #19☆44Updated 6 months ago
- VANS: A validated NVRAM simulator☆26Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆15Updated 2 months ago
- OSDI'24 Nomad implementation☆43Updated 3 months ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- Simulation infrastructure and validation of Cori☆13Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 2 years ago
- SmartSSD related benchmarks and toy applications☆8Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated this week
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- CXL Memory Resource Kit top-level repository☆50Updated 2 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆13Updated 3 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆26Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆40Updated last month