ferry-hhh / CXL-DMSimLinks
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
☆74Updated 2 months ago
Alternatives and similar repositories for CXL-DMSim
Users that are interested in CXL-DMSim are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆35Updated 11 months ago
- ☆71Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 5 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- ☆26Updated 2 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆156Updated this week
- ☆105Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆22Updated last year
- OSDI'24 Nomad implementation☆46Updated 6 months ago
- ☆36Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated last month
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆47Updated 10 months ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆71Updated last month
- ☆14Updated 10 months ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆200Updated 8 months ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- Tiered memory management☆77Updated 9 months ago
- ☆30Updated 4 years ago
- This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL☆17Updated 11 months ago
- Simulation infrastructure and validation of Cori☆13Updated 3 years ago
- CXL Memory Resource Kit top-level repository☆55Updated 2 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 3 months ago
- ☆74Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago