ferry-hhh / CXL-DMSim
CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
☆63Updated 3 weeks ago
Alternatives and similar repositories for CXL-DMSim:
Users that are interested in CXL-DMSim are comparing it to the libraries listed below
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- ☆68Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- ☆26Updated last year
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆149Updated this week
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- ☆96Updated last year
- ☆13Updated 7 months ago
- OSDI'24 Nomad implementation☆44Updated 4 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last week
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆44Updated 3 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 7 months ago
- ☆36Updated last year
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆18Updated last month
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- CXL Memory Resource Kit top-level repository☆50Updated 2 years ago
- ☆30Updated 4 years ago
- Tiered memory management☆74Updated 7 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- ☆66Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago