A affordable HPC FPGA platform with COTS parts.
☆14May 22, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA_RPi_Blade
Users that are interested in FPGA_RPi_Blade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples for Altera FPGAs☆15Jan 21, 2026Updated 7 months ago
- Precision Rectifier for Current Transformer☆10May 11, 2020Updated 6 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆36Mar 17, 2025Updated last year
- A time delay estimation method for event-based time-series data. Time delay estimation is also known as the correction of time offsets an…☆16Dec 3, 2025Updated 8 months ago
- An Advanced Open-Source, Miniaturized FPGA UAS Platform with Dual DVS/Frame Camera for Cutting-Edge Low-Latency Autonomous Algorithms☆19Oct 11, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This direr is used for Arducam UC-788 Rev.B ov9281 camera module☆12Feb 19, 2022Updated 4 years ago
- RTSP streaming using GStreamer☆14Dec 31, 2022Updated 3 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24Updated this week
- ChibiOS based USB bootloader. (Outdated, see fpoussin/Motolink for examples)☆13Sep 26, 2014Updated 11 years ago
- ☆11Updated this week
- A code formatting plugin for Geany using ClangFormat.☆12Sep 14, 2021Updated 4 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 9 months ago
- Rusty recipes for PnP☆14Dec 30, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DVB easy handling tools for Linux☆14Feb 4, 2023Updated 3 years ago
- System on Chip (SoC) for the Cyclone V SoC, DE0-Nano-SoC Kit/Atlas-SoC☆13Aug 7, 2016Updated 10 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Think of this as a one click installer for your MAAS environment.☆12Jun 18, 2026Updated 2 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- ☆13Jul 6, 2026Updated last month
- Sensorless BLDC controller software☆23Jan 24, 2024Updated 2 years ago
- A simple example of using flask-socket-io to livestream processed video within a flask application (without WebRTC)☆13Feb 6, 2024Updated 2 years ago
- ☆12Sep 29, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A map of relationships among cryptographic primitives☆12Dec 17, 2018Updated 7 years ago
- ☆15Jun 21, 2024Updated 2 years ago
- Code and data for paper: "Smart Visual Beacons with Asynchronous Optical Communications using Event Cameras", IROS 2022. A novel smart vi…☆14May 2, 2023Updated 3 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago
- Micropython script to set real-time clock (rtc) using DCF77 receiver module DCF1☆13Feb 13, 2020Updated 6 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Embeddable, single-header C++23 concatenative language — snapshot the whole VM, roll back transactionally, supervise actors OTP-style, an…☆30Aug 16, 2026Updated 2 weeks ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ghidra is a software reverse engineering (SRE) framework☆12Jan 2, 2025Updated last year
- ☆24Dec 11, 2024Updated last year
- Logically Qualified Data Types - automatically infer refinement types☆17Aug 24, 2021Updated 5 years ago
- Repository for hosting Spin plugin manifests☆13Updated this week
- ☆12Sep 27, 2018Updated 7 years ago
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆15May 25, 2014Updated 12 years ago
- Precompiled libraries for low-level RF functions in Espressif chips☆17Jul 24, 2026Updated last month