homecmos / homecmos-wiki
☆14Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for homecmos-wiki
- Python PCB autorouter☆22Updated 9 years ago
- ☆63Updated last year
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Updated 4 years ago
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 5 years ago
- 64-bit MISC Architecture CPU☆10Updated 7 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆50Updated last year
- ☆12Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A 6800 CPU written in nMigen☆47Updated 3 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated this week
- Board and connector definition files for nMigen☆29Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- 4k Mixed Reality headset☆37Updated 7 years ago
- ☆57Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 10 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆22Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- ☆19Updated 3 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago